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This is the tenth report in a series of technical
reports concerned with the Telemetry Systems to be used
on the Saturn Vehicle. It is concerned with the design of
gn appropriate algorithm for evaluating strapping arrange-
ment programs for an All Purpose PAMMulti-Mode Commu-
tation System.
Both manual and digital computer methods for
programming commutators to the gates of the master control
unit of an M Channel Multi-Mode Commutator System are in-
cluded. Additionally, the algorithm has been used to
determine all feasible programs for a 30-Channel Multi-Mode
Commutator System and the results are summarized as an
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The 30-channel multi-mode pulse amplitude modulated
(PAM) commutator system is a solid state system consisting
of a master control unit, high level commutator units,
and/or low level commutator units. A simplified schematic
of the PAM System is shown in block diagram form in Figure
1. System output is a 50 percent duty cycle pulse train
(pedestal synchronization optional) as illustrated in
Figure 2. Output repetition rate is 3600 pulses per second
(pps) with an amplitude from zero to five volts making
it suitable for modulating a 70 kilocycle (+ 30%) sub-
w
carrier oscillator in a frequency modulated telemetry system.
THE MASTER CONTROL UNIT
The master control unit is basically a 30-gate, two
pole, 100 percent duty cycle, sequencer switch. It opens
its gates (1 through 30) sequentially and each gate receives
a sampling of 30 channels (i.e. one frame) from each com-
mutator. It scans each of the 30 channel high and low level
commutator outputs four times each second. This makes it
possible to transmit as many as 900 channels (30 gates x
30 channels/gate). Each gate samples at a rate of four
samples/second. Consequently, each of the 30 gates is
opened at the rate of 120 gates/second which results in
each gate being opened for 1/120 second or 8.3 milliseconds.
This permits exactly one frame from a 30 channel commutator
(see Figure 2) to pass through the opened gate.
HIGH AND/OR LOW LEVEL COMMUTATOR UNITS
Each high and/or low level commutator has 30
channels, namely, 27 data channels and 3 sync channels.
They contain an internal clock for independent operation
and may also be synchronized from an external source such
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4as the master control unit. Commutator units may be
operated individually or in conjunction with the master
control unit. They may be procured either with or without
pedestals which are internally generated pulses of one-
volt amplitude. Low level commutators are designed to
accept signal inputs from zero to 50 millivolts. High
level commutators are designed to accept signal inputs
from zero tc five volts.
As previously noted each high and low level commu-
tator has 30 channels. One complete scan of the 30 channels
is identified as a frame. Each of the 30 channels is
sampled at a rate of 120 samples/sec. This rate is equiva-
lent to 120 frames a second or 3600 channels a second (30
channels at 120 samples a second). Sampling time for one
channel is 1/30 of 8.3 milliseconds which equals 279
microseconds (_ sec). Channel-on-time is 50 percent of
279 _ sec which equals 139 _ sec (see Figure 2).
OPERATING MODES
The system may be operated in any ,one of the follow-
ing modes:
(I) Commutators operating serially under the control
of an internally synchronized master control
unit.
(2) Commutators operating serially under the control
of the externally synchronized master control
unit.
(3) More than one master control unit may be syn-
chronized by an external source such as a pulse
code modulated (PCM) programmer.
Each of the commutators used in the system may also
be used independently of the master control unit in the
following modes:
(1) Each commutator operating under the control of
its own internal clock (free-running).
(2) Each commutator operating under the control
of an external clock other than the master
control unit.
SYNCHRONIZATIONAND IDENTIFICATION
Synchronization and identification within the output
wave train is provided for the master frame, the master sub-
frames, and the commutator frame. It should be remembered
that in this system a frame is referred to as one complete
scanning of the 30 channels of a single commutator. A
master frame is one complete scanning of the 30 gates of
the master control unit, and a master sub-frame is the
scanning of gates one through ten, eleven through twenty,
or twenty-one through thirty of the master control unit.
MASTER FRAME. Each gate of the master control unit
has two poles, one of which scans the commutator outputs
with pedestals (for PAM applications); the other pole scans
the commutator outputs without pedestals (for PCM applica-
tions). Master frame synchronization is achieved as
follows: when gate 30 of the master control unit is sampl-
ing, a pulse from the master control unit is applied to all
commutators. This causes a five-volt pulse for I00 percent
duty cycle to appear on the outputs of channel 28 of all
commutators. As shown in Figure 2, channels 28 and 29 and
the first _0 percent of channel 30 now appear as one con-
tinuous pulse of five volts amplitude within the output
wave train.
MASTER SUB-FRAMES. Master sub-frames are identified
by a five volt pulse for _0 percent duty cycle which
appears on channel 28 of each commutator when gate I0 of
the master control unit is sampling, and again when gate 20
is sampling (see Figure 2). This pulse is the result of a
signal from the master control unit which is applied to the
commutators.
6COMMUTATOR FRAME. The last three channels (28, 29 and
30) of each 30 channel commutator frame are reserved for
synchronization. This produces a total of 90 channels
(3 channels x 30 commutators) to be used for servo reference
and frame identification. Therefore the system has a maximum
capacity of: 900-90 = 810 information channels. Each com-
mutator is thus capable of producing its own frame identifi-
cation. This identification consists of a five-volt pulse on
channel 29 and the first 50 percent of channel 30 (see
Figur e 2).
OUTPUT IDENTIFICATION. The output of the master control




Each frame of the 30 channel output of an indi-
vidual high and/or low level commutator that
passes through a gate of the master control unit
ends with a five-volt pulse one and one-half
channels (29 and 1/2 of 30) in duration.
The 10th and 20th frames (master sub-frames) end
with a five-volt pulse one half channels in
duration (1/2 of channel 28) followed by another
five volt pulse one and one half channels (29 and
1/2 of 30) in duration.
Every 30th frame (master frame) ends with a five-
volt pulse two and one half channels in duration
(28, 29, and 1/2 of 30).
OPERATION
The system is extremely flexible in its application
and may be programmed in many different ways to produce a
variety of different sampling rates and numbers of channels.
Since sampling rate requirements vary with the nature of the
information being sampled, the fact that the system provides
sampling rates from four frames or 120 samples a second to
].20 frames or 3600 samples a second makes it unique in
telemetry application. Different sampling rates are obtained
I •
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by strapping a single commutator to more than one gate of
the master control unit. Figure 3 illustrates how five com-
mutators might be programmed if each commutator is strapped
to six gates of the master control unit. This particular
program provides i_0 channels each sampled at a rate of 24
samples a second. Many other programs are made possible by
the fact that several commutators each strapped to a dif-
ferent number of gates of the master control unit may be
simultaneously used in combination. Symmetrical sampling is
used in programming the system to facilitate reconstruction
of input data and to simplify the identification and sepa-
ration of individual outputs.
PRESENTATION
Obviously if the system is to be effectively utilized,
a method of programming the commutators to the gates of the
master control unit to produce desired sampling rates and
channel capacities must be available. This report presents
an algorithm for programming which is designed to achieve
this purpose. It should be emphasized that the following
discussion does not consider the ways in which inputs may be
strapped to more than one of the 27 channels of a commutator,
but rather with strapping the output of one or more commu-
tators to one or more of the gates of the master control unit.
Chapter 2 presents the underlying logic and development
of the programming algorithm.
Chapter 3 illustrates the manual application of the
designed algorithm to determine the feasible strapping
arrangement programs available when using the 30-Gate
(Channel) Multi-mode PAM Commutator System. A procedure is
also presented for program selection. Specific strapping

















































































Chapter 4 describes a Fortran IV Computer program
written for the UNIVAC 1107 to permit the computer program-
ming of an M-gate PAM Commutator System. It is anticipated
that the material presented will be of significant value in
the design of future systems.
The report is summarized in Chapter _. Recommendations
are also presented for further research to expand the capabili-
ties of the 30-Channel Multi-mode Commutator System.
I0
II. PROGRAMMINGLOGIC
This chapter presents the underlying logic and design of
an algorithm for programming a multi-mode commutator system
with any number of master control unit gates. The derived
algorithm may be used to systematically determine feasible
combinations of sampling rates and channel capacities, and
the strapping arrangements they require. Initially, the
basic design problem will be summarized and then analyzed in
terms of program criteria and programming requirements. After
this has been accomplished, the basic structure of the pro-
gramming algorithm will be described.
THE BASIC PROBLEM
From a design viewpoint, the basic problem with which
we are concerned is the establishment of a systematic com-
putational procedure or algorithm for programming a multi-
mode commutator system. Ultimately, the unique ways in
which the output of one or more commutators may be feasibly
strapped to the gates of the commutator system's master
control unit must be determined. As used here, a strapping
arrangement's uniqueness is evaluated in terms of the par-
ticular channel capacities it offers at specific rates of
sampling. Its feasibility is determined by whether or not
it fulfills all system requirements; i.e., symmetrical
sampling, complete utilization of gate capacity, etc. The
basic inputs to the programming algorithm are master control
unit gate capacity, channels per commutator available, and
master control unit scanning rate.
PROGRAM CRITERIA
A feasible commutator program may be defined as a
unique strapping arrangement using one or more commutators
in such a way that all of the gates of the master control
unit are utilized and all restrictions are met. For program-
ming purposes, it will be convenient to classify the com-
ll
mutators used by two parameters - (I) the number of master
control unit gates to which they are attached and (2) the
number of channels they possess. Letting g indicate the
former and N the latter, a particular commutator will be
designated as Type (g, N). As an example, Type (15, 30)
would indicate a 30 channel commutator attached to 15 master
control unit gates. A particular program may thus be des-
cribed in terms of the set of commutators used and then
identified and evaluated in terms of its channel capacities
and sampling rates. Let us now consider how these two
criteria are computed.
CHANNEL CAPACITY. System channel capacity is restricted
in any multi-mode commutator system when a single commutator
is strapped to more than one gate of the master control unit.
Maximum system channel capacity occurs when each commutator
included in a program is attached to a single master control
unit gate. Consequently, if a set of commutators included in
a program each has N channels and each is attached to a
single gate of a master control unit which has M gates, a
maximum system capacity of MN channels occurs. Conversely, a
minimum system channel capacity of N channels occurs if a single
commutator is attached to all of the M master control unit
gates available. Hence, it becomes apparent that system
channel capacity may vary from N to MN channels. If a program
is composed of only one type of commutator, the system channel
capacity, C, may be determined as:
C = N (M/g); where 1 _ g _ M.
This is true because M/g will indicate the number of commu-
tators used. It should be noted that essentially each com-
mutator used retains its N channel capacity and changes only
in sampling rate when strapped to more than one gate.
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Consequently, the above system channel capacity relationship
may not be used if two or mor8 different types of commutators
are included in the program to be evaluated. When different
types of commutators are included in a program, channel
capacity will be evaluated by commutator type rather than on
a total program basis. This aspect of program evaluation
will be discussed in detail in this chapter.
SAMPLING RATE. Sampling rates of the multi-mode com-
mutator system are a function of the r number of times a
second each master control unit gate is opened, the g number
of gates to which a specific type of commutator is strapped,
and the N number of commutator channels. This functional
relationship for determining the sampling rate in channels a
second, Rc, may be stated as follows:
R c -- rNg channels/second
Sampling rates may also be expressed in frames per second
(Rf) as follows:
Rf = r g frames/second'.
The sampling rate of each data channel is most usefully
reflected in this form. This is particularly true from the
users viewpoint since each commutator channel may conceivably
be used to transmit data. For program evaluation purposes,
sampling rates must always be stated in such a way as to
relate them to a specific type of commutator.
PROGRAMMING RESTRICTIONS
In programming the multi-mode commutator system, three
basic requirements must be met: symmetrical sampling must be
used, joint occupancy of a master control unit gate must not
occur, and each gate of the master control unit must be
utilized. Each of these requirements restrict the way in
which the system may be programmed and must be considered
when determining program feasibility. As is inferred, a
program is considered feasible only when all three of these
requirements have been met.
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SYMMETRICAL SAMPLING. At the present time the designers
of the multi-mode PAM commutator system feel that a symmetry
requirement is necessary to facilitate data reconstruction
and to simplify the identification and separation of indi-
vidual outputs from a specific location in the wave train.
Symmetry, as used here, is defined as keeping a constant
number of pulses between the successive outputs of a particu-
lar commutator. This requirement thus limits the number of
ways and manner in which a single commutator may be strapped
to the gates of the master control unit.
JOINT OCCUPANCY. The physical design of the multi-
mode commutator system permits the input of only one frame
to each of the master control unit gates. When thLs re-
quirement is violated joint occupancy occurs. The fact that
joint occupancy is prohibited results in two other
restrictions in programming the multi-mode commutator system -
a positional restriction and a combinatorial restriction.
Strapping of individual commutators to the master
control gates is restricted positionally by the fact that
even though a single commutator may be attached to more than
one master control unit gate, it may not be attached to a
single gate more than once. This restriction then limits
the number of different ways (positions) in which a commu-
tator may be strapped to the master control unit and will be
referred to as the positional restriction.
Joint occupancy may also occur as the result of using
a specific type of commutator in combination with one or
more other commutators. Consequently, a combinatorial
restriction analogous to the positional restriction is re-
quired to preclude the joint occupancy of a single master
control unit gate by two or more different commutators.
This means that even though two or more commutators may be
attached simultaneously to the master control unit gates,
more than one commutator may not be attached to the same
gate.
MASTER CONTROL UNIT GATE CAPACITY. Although not an
absolute necessity, it is highly desirable that all master
control unit gates be utilized in programming the commutator
system• Ordinarily, gate capacity will be specified on the
basis of need. Therefore, unused gate capacity will be
eliminated• Consequently, for programming purposes, feasible
programs will also be restricted to those which fully utilize
the available master control unit gate capacity.
THE PROGRAMMING ALGORITHM
Now that the basic design problem has been formulated
and the programming restrictions summarized, the step-by-step
development of the programming algorithm may be described.
Basically, the algorithm may be divided chronologically into
five steps:
I • Feasible commutator types are determined from
the input of the number of master control unit
gates available.
• All of the specific ways in which each feasible
type of commutator may be attached to the gates
of the master control unit are then generated•
• Feasible combinatorial positions based on the
simultaneous use of two or more commutators are
generated, their strapping arrangements specified
and ultimately formed into programs.
The generated strapping arrangement programs are
then evaluated in terms of channel capacities and
sampling rates.
5. The procedure is completed by summarizing the
generated programs to facilitate application.
15
DETERMINATION OF FEASIBLE COMMUTA_DR TYPES. The sym-
metrical sampling requirement and the positional restriction
primarily determine the types of commutators which may be
used when programming a specific multi-mode commutator
system. In addition, the number of master control unit
gates to which a commutator may be attached obviously may
not exceed the number of gates available. From the symmetry
viewpoint a commutator may be attached to any number of the
master control unit gates so long as that number is a factor
of the total number of gates. Strapping a commutator to any
other number of gates will result in a varying number of
pulses between the desired measurements. Adherence to the
preceding practice will also preclude the violation of the
positional restriction. Capacity-wise the number of gates to
which a commutator is attached must be equal to or less than
the number of gates available. More precisely: i _ g _ M.
In summary, a commutator may be feasibly attached to any g
number of the master control unit gates so long as:
I. g is a factor of M
2. I _ g _M
3. It is not attached to the same gate more than once.
Recall that commutators are classified by the number of gates
to which they are strapped and their number of channels as
Type (g, N). In practice, N will remain fixed. Therefore,
we are concerned only with determining every feasible g which
may be used when a particular multi-mode commutator system
has been specified. The particular system used must be
specified in terms of its master control unit gate capacity M
for programming purposes. This immediately results in one
determination since a g equal to M may always be used. A flow
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chart for determining the remaining g's which may be used is
presented as Figure _. The procedure essentially determines
the factors of M which at the same time fulfills the other
restrictions stated above. In application, the factors thus
determined are then used to define the feasible commutator
types. To illustrate the use of the procedure, consider
two different multi-mode commutator systems which have 6 and
9 master control unit gates respectively. In the first case,
K is computed as 6/2 or 3. The integers I, 2, and 3 each
divide evenly into 6 and therefore are retained indicating
that four different commutator types may be used - Types
(I, N), (2, N), (3, N) and (6, N). The last type included
arises from the fact that a commutator attached to M gates
will always be feasible. In the second case since 9 is an
odd number, K is computed as (9 + 1)/2 or 5. The integers
i, 2, 3, _, and 5 are successively divided into 9 and only I
and 3 are retained. This indicates that three different
types of commutators may be used in the system - Types (I, N),
(3, N) and (9, N).
GENERATION OF PRIMARY STRAPPING POSITIONS. The previ-
ously noted positional restriction limits the number of
different ways in which a single specific type of commutator
may be strapped to the master control unit. This number of
ways will be designated as P (g, N) and is equal to M/g
positions. Each of the enumerated positions may be defined
by the gates it includes as a subset of the universal set
of all master control unit gates available. By knowing the
number of positions in which a particular type of commutator
may be used, it is possible to generate the set of gates
required for each position. A flow chart of a procedure for
generating these primary positions is presented as Figure 5.
It is interesting to note that P (g, N) indicates not only
Ii( Factor o M)
i Compu! e KIf M is even K = M/2
If M is odd K = (M + 1)/2
' 1I





FIGU_ 4. Procedure for Determining the











Set J = I
Compute a strapping arrange-
ment containing g values
starting with values J and
incrementing by_ for each
successive value
Increment J by I
End
YES NO
FIGURE 5. Procedure for Generating the
Primary Strapping Arrangements







the number of feasible strapping arrangement.s, but also indi-
cates the number of gates which must be incremented to
determine successive strapping points. It should also be
noted that the procedure precludes joint occupancy and the
necessity for checking this restriction in regard to the
primary positions thus generated.
To illustrate the procedure for generating primary
positions, assume that a Type (3, N) commutator is to be used
in a multi-mode commutator system which has 6 master control
unit gates. In this case then, M is equal to 6 and g is 3.
Therefore:
P (g, = M/g = 6/3 = 2.
We now know that two primary positions must be defined. Re-
ferring to Figure 5, note that _ is equal to P (g, N) which
has just been found to equal 2. As specified, a starting
point j is set equal to I. Next, a strapping arrangement
containing g = 3 values is generated starting with gate 1 and
incrementing by A for each successive value; i.e., I, 1 + 2,
1 + 2 + 2; to give gates I, 3, and 5. If we let P1 represent
this first position, P1 may be defined as a set or aggregate
of the master control unit gates I, 3, and 5. Symbolically,
the set would be denoted as:
Each member of the set is termed an element: i.e., l, 3, and
5. We continue the procedure incrementing j by 1 giving 2.
Since j equals 2 is not greater than _ , the procedure is
repeated resulting in the second primary position; i.e., 2,
4, and 6. This position may be denoted as:
2O
Continuing the procedure, j is again incremented by I giving
3 which is greater than & and the procedure is terminated.
The primary strapping arrangements thus generated are
idsntified as "Primary Strapping Positions for Type (3, N)
Commutators" and each position is assigned a number according
to the j used to initiate its generation. The positions and
their strapping arrangements are then summarized as follows:
.Position Master Control Unit Gates Occupied
1 i 3
2 2 4 6
The preceding procedure must be accomplished for each
L
feasible commutator type which may be used within the system.
When this has been done, all of the feasible primary positions
for the system will have been determined. It is important
to note that for a particular commutator type each of its
primary positions is independent and mutually exclusive. From




Each primary position for a particular com-
mutator type may be used either individually
or collectively without regard to the particular
commutator type's other primary positions.
The gates required for strapping any one primary
position of a particular commutator type are not
utilized in strapping any of the same commutator's
remaining primary positions.
These two facts will be particularly important in the gener-
ation of combinatorial programs for a given commutator
system.
In considering the sections which follow, it will be
helpful to keep in mind that the primary positions are
defined as subsets of the universal set of master control
21
unit gates available in a specific system• If we let I/
represent the universal set of master control unit gates,
the set may be denoted as:
A particular primary position may then be denoted:
Pi = _x E_Jlx is a gate feasibly attached to)a single specific type commutator
Letting p (x) represent the condition that x is a gate
feasibly attached to a single specific type commutator, we
may then write:
read Pi is the set of those elements x of _ which satisfy
the conditions p (x). Also recall that as used here
"feasibly" infers that the symmetry, positional and capacity
restrictions as they apply to the primary positions have
been met.
GENERATION OF COMBINATORIAL POSITIONS. Operationally,
a combinatorial position occurs when two or more commutators
are strapped simultaneously to the gates of the master
control unit. In actual practice, this can be accomplished
only if both of the following requirements are met:
I • The number of gates required must not exceed
those available.
2. Joint occupancy must not be required.
Mathematically, a combinatorial position may be defined,
formed, and tested for feasibility by using set operations
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on the sets used in defining the primary positions. A pos-
sible combinatorial position may thus be defined as the
union of two or more sets of gates, where each set represents
a primary position. To illustrate, let PI and P2 represent
two sets defined as subsets of the universal set I-I of master
control unit gates. Then, the union of P1 and P2' denoted
by PI U P2' is the set of elements of _ which are members
of either P1 or P2 or both. This may be stated symbolically
as:
and is read as "PI union P2 is the set of those elements x
of l._ for which x is an element of either PI or P2 or both".
Figure 6a illustrates the union graphically as a Venn diagram.
The large rectangular area represents the universal set of
master control unit gates. Each of the two primary positions
PI and P2 is represented as a circle. Both PI and P2
represent subsets of the universal set of master control
unit gates since each and every one of t_eir elements is
also an element of _/ . This fact may be denoted symbolically
as:
P1 c and P2 __ _ .
The set PI U P2 is represented by the shaded area.




A union may consist of more than two sets and
thus might be more correctly denoted as:
PI U P2 "'" U Pn"
The word "or" used in defining the union of
sets is used in its inclusive sense and not
in its exclusive sense.
Another important connotation is that the set of
elements which are common to two or more subsets of a uni-
versal set is termed the intersection of the subsets.
Symbolically:
PI _ P2 = Ix _ _ Ix _ PI and x _ P2}
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read "P1 intersection P2 is the set of those elements x of __[
such that x is both an element of P1 and an element of P2""
The intersection of the two sets P1 and P2 is illustrated
graphically by a Venn diagram in Figure 6b. Again, the
universal set of master control unit gates is portrayed as
a rectangular area and the two subsets P1 and P2 by circles.
The intersection is represented by the shaded area. This
intersection involves two possibilities which are extremely
important in determining the feasibility of a possible
combinatorial position. Sets P1 and P2 may either be joint
or disjoint. They are said to be joint if the two sets have
at least one element in common. If, on the other hand, two
sets have no common elements, they are said to be disjoint
or mutually exclusive. In the latter case, the set formed
by the intersection is termed the empty or null set _;
i.e., it has no elements. From a feasibility viewpoint
then, joint occupancy does not occur if the intersection of
two or more sets is the null set _ . This indicates that
the sets are disjoint and could be portrayed as non-overlap-
ping circles in an appropriate Venn diagram To illustrate,
let
P1 = <l, 3, 5, 7, 9, 12} and P2 = <l, 7} .
The union of the two sets, P1 U P2 = I, 3, 5,
defines a possible combinatorial set. However, the inte
section of the two sets P1 _ P2 = <I, 7 } and therefore,
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U
A: A Venn Diagram Illustrating the Union of
Two Sets PI U P2"
U
B: A Venn Diagram lllustrating the Intersection
of Two Sets PiN P-,.,_




not the null set. Hence, the combinatorial position is not
feasible from the joint occupancy viewpoint• Now, consider
the case where we let PI = { I' 3' 5' 7' 9'12}f I and
P3 = _2, 8_ . Let PI U P3
represent a possible combina-
torial position• In this case, PI N P3 is the null set
and consequently, feasible from the joint occupancy view-
point. If, in addition, the sum of the gates required for
the combinatorial position is equal to or less than those
available, the combinatorial position is feasible and may
be defined as PI U P3" This latter restriction may be
stated symbolically as: Zg _ M. Summarizing:
•
•
A possible combinatorial position may be
identified and defined as the union of two
or more of the sets used to define primary
positions; i.e., PI U P2 "'" U Pn"
The combinatorial position will be feasible
if for the sets of which they are composed:
a. Zg_M
b PINP2 . nPn =
• A feasible combinatorial position will also
define a feasible commutator program if for
the sets of which it is composed Zg = M.
Now let us consider how combinatorial positions are counted,
ordered, and formed into feasible commutator programs•
Countin_ Combinatorial Positions. Three counts must
be considered in determining the number of possible combina-
torial positions:
• The number of ways in which a single commutator
of a particular type may be strapped to the




The number of ways in which more than one
commutator of a particular type may be simul-
taneously strapped to the gates of the master
control unit.
The number of ways in which two or more com-
mutators of different types may be simul-
taneously strapped to the gates of the master
control unit.
Starting with the first case, it has previously been
shown that the number of different ways, P (g, N), in which
a single Type (g, N) commutator may be strapped to a master
control unit with M gates could be stated as:
P (g, N) = M/g.
A simple extension of this relationship will permit the
determination of the number of ways in which more than one
commutator of a particular type may be simultaneously
strapped to the gates of the master control unit. This
extended relationship may be stated as follows:
s(G,g)=
P (g, N)'!
[P (g, N) - Q] Q
where
S (G, g) = the number of combinatorial strapping
arrangements available when G of a
particular type of commutators are used.
P (g, N) = the number of ways in which a single
Type (g, N) commutator may be strapped
to M master control unit gates•
G = the specific number of Type (g, N) com-
mutators to be used simultaneously•
O _ P (g, N)









It should be noted that this expression may also be used to
determine the number of different positions in which a
single commutator may be used by substituting M/g for
(Pg, N). To illustrate both of these aspects, consider how
it would be used in a system which has six master control
unit gates to determine the ways in which a Type (2, N) com-
mutator might be used. First, let us determine the number
of ways in which the commutator could be used singly:
s (1, 2):
(6/2) .'




Considering the master control unit gate capacity, two dif-
ferent combinatorial possibilities exist when using only
Type (2, N) commutators: G = 2 and G = 3.
s (a, g) =
P (g, N)
[P (g, N) -S] : a :
For G = 2
S (2,2) =
3 .' 3.2.1
(3 - 2) , 2 : 1.2.1
- 3 Positions
For G : 3
s (3,2) =
3 .' 3.2.1
(3 -3) ' 3 ' 1.3.2.1
- I Position
These results indicate that there are three ways in which
two Type (2, N) commutators may be simultaneously strapped
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to the gates of the master control unit and only one way
when three Type (2, N) commutators are used simultaneously.
Assume that the three primary positions in which a Type (2,N)
commutator may be used are denoted i, 2, and 3. The
specific ways in which two of the commutators can be used
may be designated as compounds of these primary positions as:
I, 2; I, 3: and 2, 3. Similarly, the specific way in which
three of the commutators may be used simultaneously may
also be denoted as a compound of the primary positions; i.e.,
I, 2, 3. Recall that each of the primary positions is
defined as an independent, mutually exclusive set of gates.
This means that joint occupancy has been precluded and each
of the possible combinatorial positions in this case are
also feasible positions. In addition, when three Type (2, N)
commutators are used, all of the master control unit gates
are occupied; i.e., Zg = M, and consequently, this combina-
torial position defines a feasible commutator program.
Now consider the third case in which two or more dif-
ferent types of commutators are used simultaneously.
Building on the previous example, consider the simultaneous
use of Type (2, N)commutators and Type (3, N) commutators
in a system with six master control unit gates. As noted
above, the Type (2, N) commutator has 3 primary positions.
For the Type (3, N) commutator, P (3, N) is equal to two
positions. Also note that for the Type (3, N) commutator:
S (I, 3) = 2, and S (2, 3) = I. Again considering the
master control unit gate capacity, only one mixed combina-
torial position is feasible; i.e., I Type (2, N) and I Type
(3, N) commutator. It is seen that in this case Zg is equal
to five which is less than the six gates available. The
total number of possible combinatorial positions when using
the designated commutators is given by the product of
S (I, 2) and S (I, 3):
[S (I, 2)] IS (I, 3)] : (3) (2) = 6 Positions.
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In general, if one particular type of commutator can be
strapped to the master control unit in "a" ways and another
in "b" ways, then there are "ab" possible ways to strap the
combination. As before, each of the "ab" possibilities may
or may not be feasible depending upon the combinatorial
restriction and the master control unit capacity. Again
assume that the primary positions in which a Type (2, N)
may be used are denoted as I, 2, and 3. Further assume
that the primary positions in which the Type (3, N) commu-
tator may be used are designated positions I and 2.
Compounds of these designations may also be used to identify
the six combinatorial positions as: i, I; I, 2; 2, I; 2, 2;
], I; and 3, 2. The first digit represents a primary po-
sition of the Type (2, N) commutator and the second digit
represents a primary position of the Type (3, N) commutator.
Each of the combinatorial positions must be evaluated to
determine if they require joint occupancy. This is ac-
complished by first generating the primary positions for
each commutator using the procedure presented in Figure 5.









(3, N) I I 3 5
2 e 4 6
Next, each combinatorial position is defined as the union of
the two sets of gates required by the two primary positions.
The intersection of each of these two sets of gates is then
checked to determine whether the sets are disjoint and thus
feasible. This has been accomplished for this example. By
further identifying the primary positions of the Type (2, N)
commutator and the Type (3, N) commutator with the prefixes
3o
A and B respectively to facilitate set notation, the findings
may be summarized as follows:
Combinatorial Set of Common
Position Defined by Gat'es Required Gates Conclusion
l, I A1 U B1 1 3 4 5 1 AI B1
i, 2 A1 U B2 1 2 _ 6 _ AINB2 _'
2, 1 A2 U B1 1 2 3 5 5 A2NBI ._ __
2, 2 A2 U B2 2 _ 5 6 2 A2NB2
3, 1 A3 U B1 1 3 5 6 3 A3NBI _
3, 2 A3 U B2 2 3 4 6 6 A3_B2 _ @
It is seen above that all of the possible combinatorial
positions are not feasible. Consequently, it must be con-
cluded that the two types of commutators may never be used
simultaneously.
Ordering Combinatorial Positions. In the preceding
combinatorial examples it was a fairly easy task to identify
and order the possible combinatorial positions since very few
possibilities were involved. However, in many multi-mode
commutator systems the number of possible combinatorial
positions is extremely large. Consequently, procedures are
needed to systematically identify and order the possible com-
binatorial positions and programs when large commutator
systems are involved. In describing suitable procedures for
these purposes, a distinction will be made in regard to the
use of the words order and ordering. As used here, the
word order will be related to the number of either primary
positions or commutators required to identify a particular
combinatorial position. A combinatorial position will be
referred to as a first order combinatorial position if it
is composed of two and only two commutators (or primary po-
sitions depending on which of the two is used in defining
the combinatorial position). Higher orders are designated





fourth order combinatorial position thus infers that five
primary positions have been combined in forming the position
in question. The term ordering, on the other hand, will be
used to indicate the listing of commutators, combinatorial
positions, and combinatorial programs in sequence. Ordinarily,
the sequence of listing will be a descending order according
to gi of Type (gi' N). Two different procedures will be
presented for ordering.
The first procedure, presented as Figure 7, is used to
systematically generate and list all possible first order
combinatorial positions. After the listing is completed,
each of the positions generated may then be evaluated in
terms of the combinatorial restriction. In this way, the
commutators which may never be used simultaneously in com-
bination are determined. This permits them to be eliminated
as possible components in higher order combinatorial po-
sitions and thereby eliminates a great deal of unnecessary
labor. Let us return to our six gate commutator system to
illustrate the procedure. It was previously determined that
four different types of commutators may feasibly be used
singly within the system; i.e., Types (6, N), (3, N), (2, N),
and (I, N). The commutators have been listed in descending
order according to gi of Type (gi' N) to initiate the
procedure. Next, the Type (6, N) commutator is selected
since it has the largest gi" A comparison is then made to
determine if gi (i.e., 6 in this trial) is less than M (in
this case M is also equal to 6). Since it is not, the com-
mutator is discarded and replaced with the Type (3, N); i.e.,
the commutator with the next lowest gi" Again gi is compared
to M and in this case 3 _ M. Therefore, gi is entered into
a first order positional array; i.e., (3, ). Since the
array does not contain two elements, a second Type (3, N)
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(3, 3). The array now contains two elements and is recorded
and saved. The last gi is removed from the saved array;
i.e., (3, )- Since the removed gi is not equal to one, the
commutator with the next lowest gi is selected; i.e., Type
(2, N). Its gi' 2, is now entered in the positional array
giving (3, 2) which is recorded and saved since the array
now contains two elements. In a similar way, the next
array (3, I) is generated, recorded, and saved. In this
case, when the gi of the last commutator added is removed
from the array, it is found to be equal to one. Consequently,
the remaining gi (i.e., 3) is also removed from the array
leaving ( , ). Since it is not equal to one, the commutator
with the next lowest gi is then selected; i.e., Type (2, N).
Its gi is used to initiate a new first order array; i.e.,
(2, _). The preceding procedure is then repeated generating
positions: (2, 2); (2, I); and (I, i). After the last I of
position (I, i) has been removed, gi will equal i and conse-
quently theprocedure will be terminated. The possible first
order combinatorial positions when using a system with six
master control unit gates may thus be summarized in terms of
the gi's of the type commutators used to form them as:
1. (3, 3) 4- (2, e)
2. (3, 2) 5. (2, l)
3. (3, l) 6. (1, l)
Each of these positions must be checked for feasibility.
Positions I, _, and 6 are each composed of a single type of
commutator and would immediately be concluded feasible for
reasons previously explained. The second position is as
indicated composed of a Type (3, N) commutator and a Type
(2, N) commutator. In the example of the previous section,
this particular combination was evaluated and it was found
that the two types of commutators may never be used
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simultaneously. A Type (I, N) commutator may always be used
in any unoccupied gate. Consequently, both positions 3 and
are concluded to be feasible since neither requires all
the master control unit gates available. At this point,
three sets of commutators may be defined for further con-
sideration in forming higher order combinatorial positions:
I. Type (3, N), Type (I, N)
2. _pe (a, N), Type (I, N)
3. Type (I, N)
Each itemized set includes a group of commutators which we
shall refer to as compatible types. Compatibility in this
case has been determined on the basis that the commutators
may be used simultaneously in first order combinatorial
positions. The groups have been based on gi of the first
commutator listed and includes all commutators of lesser gi's
with which it may possibly be used to form higher order com-
binatorial positions and ultimately combinatorial programs.
Figure 8 presents a procedure for qonverting a set of
compatible commutators into an ordered list of possible
combinatorial commutator programs. Each program is defined
in terms of the gi's of the commutators of which it is
composed. To illustrate the procedure, consider the first
set of compatible commutators generated in the previous
example. The two commutator types included in the compatible
commutator set are first listed in descending order according
to gi of Type (gi' N) to initiate the procedure; i.e.,
Type (3, N), Type (i, N). Next, the Type (3, N) commutator
is selected since it is the commutator with the largest gi"
Its gi is then entered in a combinatorial array as:
(3, , ..., _). At this time, Z gi for the array is 3 which
is less than the gates available. Consequently, another
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the combinatorial array, i.e.; (3, 3, ..., _). Now Z gi for
the array is 6 and consequently equal to M. The array which
now represents a possible combinatorial program is recorded
as (3, 3) and is also saved for further manipulation. The
gi listed in the last position of the combinatorial array (3)
is removed leaving (3, _). This gi is not equal to I and
the last combination did not consist only of gi max and gi's
equal to one so the procedure is continued. The removed gi
is replaced by inserting I (the gi of the commutator with
the next lowest gi ) in the vacated position of the combina-
torial array; i.e., (3, I). This results in Z gi equal to 4
which is less than M. Consequently, another i is added to
the array to give (3, i, I). The sum of the gi's is thus
raised to 5 which is still less than M. Again a I is added
to the combinatorial array to give: (3, I, i, I). As a
result Z gi is raised to 6 which is now equal to M. This
array also now represents a possible combinatorial program
and hence is recorded and saved. The last gi is removed from
the array and since it is equal to I the next gi is also
removed leaving: (3, I, , ). This gi is also equal to i
and so the next gi is removed leaving (3, _, , ). Since
the last gi removed was also equal to _ the remaining gi is
removed, leaving an empty array ( , , , _). This gi is 3
and so the last combinatorial position consisted of gi max
and gi's equal to one only and so the procedure is terminated.
At this time, the procedure would normally be repeated for
each of the remaining compatible commutator sets. After this
has been accomplished, each of the possible combinatorial
programs generated must then be checked for feasibility in
regard to the combinatorial restriction. It ahould be noted
that the procedures used in generating the possible programs
precludes violation of the symmetrial sampling and capacity








in regard to the restrictions imposed by these requirements.
A description of a systematic procedure for checking the
feasibility of the programs from a combinatorial restriction
viewpoint follows.
Formation of Feasible Commutator Programs. In the
preceding section possible combinatorial positions have been
generated and defined (or identified) by the gi of the
Type (gi' N) commutators which they utilize. While this
mode of definition conveniently serves to identify a particu-
lar combinatorial program it does not directly facilitate
the determination of the program's adherence to the com-
binatorial restriction. For testing joint occupancy, a
program must necessarily be defined in terms of the particu-
lar gates required. It is also apparent that this is the
best mode of definition from a strapping viewpoint. The
following procedures use a two-step transform in accomplishing
this necessity. A positional array, such as that presented
as Figure 9, is used to transform a particular possible com-
mutator program's definition from the type commutators of
which it is composed to the primary positions required for
its strapping. These primary positions are then transformed
to the master control gates they require. In this form, the
program's definition may be examined for joint occupancy and
if found feasible, to specify the required strapping
arrangement. To illustrate the procedure, consider the po-
sitional array format presented in Figure 9. Note that this
array is suitable only for transforming a first order com-
binatorial position. It should also be recalled, however,
that higher order posi_ons may be formed by compounding other
primary positions with a first order combinatorial position.
The preceding fact will become more apparent as the illustrated
example is explained. To illustrate, let us consider how











TYPE (g j, N)










bj A particular primary strapping arrangement for
a Type (gj, N) commutator.
a i A particular primary strapping arrangement for
a Type (gi' N) commutator.
sij A possible combinatorial strapping arrangement
utilizing a Type (g_, N) and a Type (g., N)
commutator szmultaneously. Note that Jm = M/g i
and n = M/gj. Also Z(gi+ gj) _ M: where M is
the number of master control unit gates•
FIGURE 9. A Positional Array Format for First Order
Combinatorial Positions.
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system developed in a previous example might be defined and
evaluated for feasibility. Recall that it has been determined
that a Type (3, N) commutator has two primary positions in
this system. It can be determined in a similar manner that
the Type (I, N) commutator has six primary positions. We
begin the procedure to be illustrated by constructing a
positional array to determine the first order combinatorial
positions which may be formed when using the specified types
of commutators. This has been accomplished and is presented
as Table i. The information required for, and the
accomplishment of, the two-step transform is included as a
part of Table I. Each space in the array provides an alter-
nate way for defining the first order combinatorial position
(3, I) i.e.; (3, N) U (i, N) in terms of the primary po-
sitions which may be utilized. This definition is then
transformed to the gates required for strapping the primary
positions involved. For example, consider the element Sll
which is defined in terms of its primary positions as: I, I.
In this notation, the first I represents primary position i
of a Type (3, N) commutator and the second i represents
primary position i of a Type (I, N) commutator. Referring
to the table below the array, it can be seen that the former
: _ l, 3, % ] and the latterrequires the set of gates
the set of gates = { I ]. The set of gates thusrequires
required for the combinatorial position are the gates I, 3,
and % resulting from the union of the two subsets. It also
becomes apparent that the joint occupancy of gate one is
required; i.e., I _ J _ _ . It is thus concluded that the
use of this set of gates is not feasible from a combinatorial
restriction viewpoint. This is then indicated in the array
by entering the gate which is jointly occupied in the appropri-
ate array space within parentheses. Each of the remaining
spaces must be similarly evaluated. This has been accomplished
and the results noted in the array. The results have also
4o
TABLE I. Positional Array for a Single Type (3, N) Com-
mutator Used in Combination With a Single
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been summarized in terms of the set of gates required in
the tables below the array. In addition, a graphical
interpretation of the feasibility checks are presented as
Venn diagrams in Figure I0. The set intersections are
represented by the shaded area of the diagrams. Thus, it
is seen that in terms of primary positions the combinatorial
position in question may feasibly be defined alternately as:
I, 2; I, 4.; I, 6; 2, I; 2, 3; or 2, 5. These feasible first
order combinatorial positions will now be used to define
the possible second order combinatorial positions.
A positional array is again used to form the second
order combinatorial positions which will be used to define
the program (3, I, I, I). The general format to be used is
presented as Figure Ii and the specific array employed is
presented as Table 2. Again, the information for definitive
and evaluation purposes has been included in the latter.
The resulting feasible second order combinatorial positions
defined as (3, N) U (I, N) U (i, N) may be summarized as
follows:
Combinatorial
Positions Set of Gates Required
1,2,4 1 2 3 4- 5
1, 2, 6 1 2 3 5 6
1,4,2 1 2 3 4 5
l, 4., 6 1 3 4- 5 6
1, 6, 2 1 2 3 5 6
1,6, 4 I 3 4 5 6
2,1,3 1 2 3 4 6
2,1,5 1 2 4 5 6
2,3,1 1 2 3 4. 6
2,3,5 e 3 4. 5 6
2,5,1 1 2 4. 5 6
2,5,3 2 3 4. 5 6
Every other possibility was rejected on the basis of joint
occupancy of at least the gate indicated within parenthesis
on the array.
A: Position (i, I)
B: Position (i, 2)
C: Position (1, 3)
D: Position (1, _)
E: Position (1, _)
F: Position (1, 6)
G: Position (2, i)
H: Position (2, 2)
I: Position (2, 3)
if: Position (2, _)
K: Position (2, _)
L: Position (2, 6)
FIGURE i0. Venn Diagrams of the Sets Used to Define
the Possible Combinatorial Positions
_on Using a Single Type(3, N) Commu-
tator in Combination With a Single





























TYPE (g j, N)

























A feasible combinatorial strapping arrangement
utilizing two or more commutators simul-
taneously.
A particular primary strapping arrangement for
a Type (gj, N) commutator, I _ bj _ M/gj.
A possible combinatorial strapping arrangement
utilizing three or more commutators simul-
taneously.
FIGURE II. Positional Array Format for Higher Order
Combinatorial Positions•
TABLE 2. Positional Array for a Combinatorial Position



































































1, 2 1 2 3
1,4 1 3 4.
1, 6 1 3 5
2, 1 I 2 4
2, 3 2 3 4







Finally, a positional array for the third combinatorial
position defined as (3, N) U (I, N) U (I, N) U (i, N); i.e.,
(3, I, I, I), is constructed. To accomplish this, the
preceding second order positions have been used in conjunction
with the primary positions of the Type (I, N) commutator. The
resulting array is presented as Table 3. A visual check of
the sets of gates required by each of the array's elements
was made to determine if joint occupancy was required. The
affirmative cases have again been noted by entering a gate
which would be jointly occupied in the appropriate elemental
spaces and then enclosing it with parentheses. The third
order combinatorial positions which were found to be feasible
may be summarized as follows:
ComBinatorial
Positions Set of Gates Required
1,2,4,6 1 2 3 4 5 6
l, 2, 6, 4 1 2 3 4 5 6
l, 4, 2, 6 1 2 3 4 5 6
l, 4, 6, 2 1 2 3 4 5 6
i, 6, 2, 4 i 2 3 4 5 6
i, 6, 4, 2 i 2 3 4 5 6
2,1,3,5 1 2 3 4 5 6
2,1,5,3 1 2 3 4 5 6
2,3,1,5 1 2 3 4 5 6
2, 3, 5, 1 1 2 3 4 5 6
2,5,1,3 I 2 3 4 5 6
2,5,3,1 I 2 3 4 5 6
Note in the above summary that all master gates are now used,
Z g = M. Therefore, the third order combinatorial positions
listed also represent a feasible commutator program. It is
also interesting to note that although twelve positions are
listed, only one set of gates is involved. Both of these
observations are true from a set theory viewpoint since two
sets are said to be equal if and only if every element of one
46
TABLE 3. Positional Array for a Combinatorial Position











































































set is also an element of the other set and conversely.
From an application point of view any one of the twelve may
be used equally well.
EVALUATION OF GENERATED PROGRAMS. As previously noted,
generated programs are evaluated in terms of two criteria -
channel capacity and sampling rate. Each of these criteria
was discussed at length in the first part of this chapter;
consequently, here we will be concerned with the specific way
in which a particular program may be evaluated. To illustrate,
consider how the program generated in the previous section
might be evaluated; i.e., (3, I, I, I) defined as (3, N) U
(I, N) U (i, N) U (I, N). Recall that the system used has
six master control unit gates.
Channel capacity will normally be indicated for each
specific commutator required by a particular program. To
illustrate, assume that the commutators in the above referenced
program each have twelve channels. The particular commutators





Now note that by summing the second digit of the type identi-
fication across all commutators, it is determined that the
program provides a total of 48 commutator channels. We may
also arrive at this same determination through a subtraction
process. Since the master control unit has six gates and
each commutator has twelve channels, the system has a maximum
capacity of 72 channels. It is also known that a commutator's
channel capacity does not change even though it is attached
to more than one gate. It should be noted, however, that
such a practice does reduce the system's total maximum channel
capacity, since the total number of commutators which may be
used simultaneously is reduced. It has been previously shown
that for the system in question a commutator may be alter-
nately strapped to i, 2, 3, or 6 gates. The reduction Ri in
total maximum channel capacity which must be taken for each
occurrence of a particular type commutator may be determined
as: Ri = N (gi - I). For the preceding commutator types the





R I = 12 (1 - I) = 0 Chan./Occ.
R2 = 12 (2 - i) = 12 Chan./0cc.
R3 = 12 (3 - l) = 24 Chan./0cc.
R 6 = 12 (6 - l) = 60 Chan./Occ.
The system channel capacity Sc when using a particular program
is now determined as:
Sc = Maximum Capacity - Restricted Capacity.
For program (3, l, l, 1):
Sc = NM - Z f R.
1
= (12)(6) - [(i) (24) + 3 (0)]
= 48 Channels.
From a system "user's" viewpoint, channel capacity ex-
pressed as data channels available at a given sampling rate
is of primary importance. To pursue this point of view, let
us first compute the sampling rates offered by our illustrative
program. Two different sampling rates must be computed.
Assuming that each gate of the master control unit is opened
four times a second, the required computations are as follows:
Rf = r g data channels/sec.
For gi = 1
Rf = (4) (i) = 4 channels/sec.
_9
For gi = 3
Rf = (_) (3) = 12 channels/sec.
Next, the number of data channels offered by each type of
commutator utilized must be determined. To accomplish this,
the total number of channels offered by each commutator must
be reduced by the number of channels required for synchro-
nization and identification. Assume that three channels are
required for these purposes. Each type of commutator used
will thus offer a capacity of nine data channels; i.e.,
(12 - 3). Consequently, program (3, I, i, i) may now be






Type (3, 12) 9 12
Type (1, 12) 9 4
Type (1, 12) " 9 4
Type (1, 12) 9 4
A more concise format will be used in the chapter which follows
for program identification purposes. By letting the illustra-
tive program be identified as program 2, the format which will
be used may be illustrated as:
Program Data Samples
Number Channels a Second
2 9 12
27 4
Note that channel capacity has been expressed as the total
number of data channels available at a given sampling rate.
The term "samples a second" has been used instead of "data
channels a second" which was previously used. In this way,
the common jargon of telemetry personnel is reflected without
serious loss of technical correctness.
PRESENTATION OF PROGRAMS. In summarizing the programs
generated, the views of two different groups of personnel
must be considered - the system users and the system
operators. From the user's point of view, the generated
programs must be presented in such a way as to facilitate
the specification of the program which most nearly matches
his data sampling requirements. On the other hand, the
system operator is primarily interested in the strapping
arrangement required to set up the system once a particular
program has been specified. Consequently, he is interested
in a presentation oriented in this direction. To serve the
needs of each of the parties, it is suggested that two dif-
ferent summaries be used.
Figure 12 presents the format of a summary which will
facilitate program identification by data channel capacity and
sampling rate. This summary should be of primary interest to
the system user. Each generated program is assigned a unique
number based on the order of generation. These numbers are
entered serially in the column designated "Program Number".
The adjacent column is used to indicate t_e total number of
data channels available at a given sampling rate provided by
a particular program. Where more than one sampling rate is
provided by a program, each rate is listed in descending
order in separate rows. To select a program, it is suggested
that the user first establish the desired sampling rates and
channel capacities at each rate which most nearly reflect
his needs. It will be desirable for the user to familiarize
himself with the various sampling rates and channel capaci-
ties provided by the system to be used before accomplishing
the preceding step. After the desired program has been
formulated, an attempt should then be made to match it with
one of the programs listed in the summary. If a match is
made, the program may then be specified by its number.
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PROGRAMIDENTIFICATION BY DATA CHANNELCAPACITY AND
SAMPLING RATE IN DATA CHANNELSA SECOND
Pro gram Data SampI es











FIGURE 12. Sample Summary Format to
Facilitate Program Identification
If none of the summarized programs match the requirements,
a compromise must be made and the program which most nearly
meets the desired requirements specified by number.
Figure 13 presents the format of a summary which will
facilitate the strapping of a specified program. In contrast
to the previous summary, this summary will be of primary
interest to the system operators. As before, each feasible
program which has been generated is assigned a number based
on the order of generation. Consequently, the same number
is used in both tables to identify a particular program.










Master Control Unit Program























































FIGURE 13. Sample Summary Format to Facilitate
Strapping of Specified Programs
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combination of sampling rates offered by a particular program
are listed in descending order in the rows of column (2).
Each commutator utilized by a specific program is listed in
column (3) adjacent to the sampling rate it provides. Column
(4) is used to list the master control unit gates to which




III. MANUAL PROGRAMMING OF THE 30-CHANNEL
MULTI-MODE PAM COMMUTATOR SYSTEM
Chapter I presented in detail the description of a
30-channel multi-mode PAM commutator system. At that time
it was noted that if the described system was to be effec-
tively utilized, a method of programming the system's com-
mutators to its master control unit's gates would have to
be made available. Chapter II described and illustrated an
algorithm which was specifically designed for this purpose.
This chapter will show how the algorithm may be manually
applied to determine all the strapping arrangement programs
that may be feasibly utilized when operating the 30-channel
multi-mode PAM commutator system.
Three basic facts concerning the commutator system should
be noted before initiating the programming procedures:
1. The master control unit is basically a 30 gate,
two pole sequencer switch.
2. The master control unit opens its gates
sequentially at a rate of four times a second.
3. Each high and/or low level commutator has 30
channels
From a programming viewpoint, these facts indicate that:
1. M, the required input to the programming system,
is equal to thirty.
2. For program evaluation purposes, r is equal to
four and N is equal to thirty.
Keeping these facts in mind, let us now consider how each of
the algorithm,s five basic steps must be accomplished.
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DETERMINATION OF FEASIBLE COMMUTATOR TYPES
For programming purposes, it has been stated that com-
mutators will be classified by the number of gates to which
they are strapped and by their number of channels. It was
also noted that a commutator may be attached to any number
of the master control unit gates so long as that number is a
factor of the total number of gates. In this particular case,
the master control unit is known to have 30 gates. Conse-
quently, the first step is to utilize the procedure flow
chart in Figure 4 to determine the factors of 30.
Step one of the procedure is to compute a maximum divisor
K. In this case, since M equals 30, an even number K is
computed as M/2 or 15.
Step two is to test all integers from 1 to K to see if
they divide evenly into M. Consequently, since K is equal to
15 each integer from 1 through 15 is successively divided
into 30. Those integers which divide into 30 an even number
of times are retained; all other divisors are discarded.
Based on this procedure, the factors retained are l, 2,
3, 5, 6, 10, and 15. A factor equal to M (30 in this case)
may always be used. Consequently, eight different types of
commutators may be used satisfactorily within the system:
Type (30, 30), Type (15, 30), Type (10, 30), Type (6, 30),
Type (5, 30), Type (3, 30), Type (2, 30), and Type (1, 30).
GENERATION OF PRIMARY STRAPPING POSITIONS
A procedure for generating the primary strapping po-
sitions was presented in Figure 5 and must be applied for
each type of commutator. This has been accomplished and the
results are summarized as Tables 4 through II.
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Master Control Unit Gates Occupied
l, 2, 3, 4, 5, 6, 7, 8, 9, I0, ll, 12, 13, 14,
I_, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26
27, 28, 29, 30
TABLE 5. Primary Strapping Positions for Type (15, 30)
Commutators
Position Master Control Unit Gates Occupied
1 3 5 7 9 ll 13 15 17 19 21 23 25 27 29






Primary Strapping Positions for Type (I0, 30)
Commutators
Master Control Unit Gates" Occupied
4 7 lO 13 16 19 22 25 28
5 8 ll 14 17 20 23 26 29








Primary Strapping Positions for Type (6, 30)
Commutators
Master Control Unit Gates Occupied
I 6 II 16 21 26
2 7 12 17 22 27
3 8 13 18 23 28
4 9 14 19 24 29
5 io 15 2o 25 3o
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TABLE 8. Primary Strapping Positions for Type (5, 30)
Commutators
Position Master Control Unit Gates Occupied
1 1 7 13 19 25
2 2 8 14 20 26
3 3 9 15 21 27
4 4 lO 16 22 28
5 5 ll 17 23 29
6 6 12 18 24 30
TABLE 9. Primary Strapping Positions for Type (3, 30)
Commutators
Position Master Control Unit Gates Occupied
I I II 21
2 2 12 22
3 3 13 23
4 4 14 24
5 5 15 25
6 6 16 26
28
9 9 19 29
I0 I0 20 30
TABLE i0. Primary Strapping Positions for Type (2, 30)
Commutators
















TABLE II. Primary Strapping Positions for Type (I, 30)
Commutators
Master Control




I I 16 16
2 2 17 17
3 3 18 18
4 4 19 _9
5 { 20 20
6 6 21 21
7 7 22 22
8 8 23 23
9 9 24 24
l0 lO 25 25
II ii 26 26
12 12 27 27
13 13 28 28
14 14 29 29
15 15 30 30
GENERATION OF COMBINATORIAL POSITIONS
With the exception of the Type (30, 30) commutator, all
of the other commutators may be used in combination with one
/
or more other types• As previously noted, the actual types
which may be used in combination are dependent upon the com-
binatorial restriction and the master control unit gate
capacity. Recall from Chpater II that:
I. A possible combinatorial position may be
identified and defined as the union of two
or more of the sets of gates used to define
the primary positions; i.e., PI U P2 "'" U Pn"
2. The combinatorial position will be feasible if:
a. Z g_ M
b. PI _ P2 "'" _Pn = ¢
• A feasible combinatorial position will also
define a feasible commutator program if for
the sets of which it is composed Z gi : M.
i 4
_9
It has also been noted that for a particular commutator type
each of its primary positions is independent and mutually
exclusive. Keeping these facts in mind, a close examination
of Tables 4 through II leads to the conclusion that there are
eight feasible programs, each of which utilizes a single type
of commutator, which may be defined without further analysis.
The first is a primary program and the remainder combinatorial
programs. The composition of the eight programs may be
summarized as follows:
A. a single Type (30, 30) commutator
B. two Type (I_, 30) commutators
C. three Type (I0, 30) commutators
D. five Type (6, 30) commutators
E. six Type (_, 30) commutators
F. ten Type (3, 30) commutators
G. fifteen Type (2, 30) commutators
H. thirty Type (I, 30) commutators
Other feasible combinatorial programs are not as apparent,
but may be determined by the positional array method. When
manually applying the positional array method, it will
normally be desirable to first try a single commutator of each
specific type in combination with a single commutator of
every other specific type. As previously noted, in this way
those commutator types which may never be used in combination
are quickly discovered thereby eliminating much unnecessary
labor. The number of comparisons which must be made may be
predetermined. Such a determination is ordinarily not re-
quired and this step may be omitted if desired. The procedure
will be illustrated here to give support to the practice of
first testing the first order combinatorial positions before
generating the higher order combinatorial programs.
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COUNTING COMBINATORIAL POSITIONS. In counting the number
of first order comparisons to be made, thenumber of primary


















Next, the determination of the number of comparisons which
must be made when considering the combinatorial use of a
single specific type of commutator with a single commutator
of all other specific types, will be illustrated. Consider
the Type (15, 30) commutator as used in a first order com-
binatorial position. It has been previously stated that if
one particular type of commutator may be strapped to the
master control unit in "a" ways and another type in "b" ways,
then there are "ab" possible ways to strap the combination.
Therefore, since a Type (15, 30) commutator may be strapped









When it is used singly in
combination with
A Type (I0, 30) commutator
A Type (6, 30) "
A Type (5, 30) "
A Type (3, 30) "
i Type (2, 30) "
A Type (I, 3o) "
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The number of comparisons for each of the other commutator
types may be determined in a similar manner. In light of the
number involved, the complexity of the manual programming
problem should be readily apparent.
FIRST ORDER COMBINATORIAL POSITIONS. The procedure
presented in Figure 7 has been utilized to systematically
identify and order the possible first order combinatorial
positions appropriate to the 30-channel commutator system.
The results have been summarized and are presented as Table 12.
Positions I, 8, 14, 19, 23, 26 and 28 each require only a
single type of commutator. Each of the commutator types
utilized for these positions can be used in two or more mutu-
ally exclusive, independent primary positions. In addition,
the procedure used to generate them precluded exceeding
the gates available. Consequently, each of these primary
positions may be concluded to be feasible without further
verification. Similarly, positions 7, 13, 14, 22, 25, and
27 may also be concluded to be feasible without further veri-
fication, but for a different reason. A Type (I, 30) com-
mutator may always be used in any unoccupied gate. In each
of the preceding positions, each Type of commutator with which
a Type (I, 30) commutator was paired, left more than one gate
unoccupied; thus justifying the foregoing conclusion. Each
of the other positions has been checked for feasibility using
the positional array method for testing the combinatorial
restriction. To illustrate the procedures employed for this
purpose consider first the positional array for a Type (15, 30)
commutator used in combination with a Type (I0, 30) presented
as Table 13. The six different combinatorial positions have
been generated by cross classification of the appropriate
primary positions and identified as I, I; i, 2; ...; 2, 3.
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TABLE 12. Possible First Order Combinatorial Positions for
the 30 Channel Commutator System Identified by
















(15, 15) 15 (6, 5)
(15, lO) 16 (6, 3)
(15, 6) 17 (6, 2)
(15, 5) 18 (6, l)
(15, 3) 19 (5, 5)
(i5, 2) 2o (5, 3)
(15, i) 21 (5, 2)
(io, io) 22 (5, I)
(I0, 6) 23 (3, 3)





(i0, 3) 25 (3, I)
(I0, 2) 26 (2, 2)
(I0, i) 27 (2, I)
(6, 6) 28 (i, i)
TABLE i3. Positional Array for Testing Jo{nt Occupancy of
a Single Type (15, 30) Commutator Used in Com-
bination with a Single Type (I0, 30) Commutator
TYPE (I0, 30)
PRIMARY POSITIONS
I 1 2 3
I,I 1,2 1,3i!
o _ o (i) (5) (3)
_ _ 12 i 2,2 2,3
_tc_ H U] 2 i '
_ _ j (4) (2) (6)
I
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Each of the combinatorial positions was examined, one at a
time, for joint occupancy by referring to Tables 5 and 6.
The test employed was to determine if the intersection of
the two sets of gates, whose union defines the combinatorial
position in question, was the null set _ . If so, the po-
sition was concluded to be feasible. Otherwise, the two sets
were concluded to be joint and the position consequently not









Joint occupancy of at least gate I
Joint occupancy of at least gate 5
Joint occupancy of at least gate 3
Joint occupancy of at least gate 4
Joint occupancy of at least gate 2
Joint occupancy of at least gate 6
These findings were entered on the positional array as numbers
within parentheses indicating that the particular combinations
being considered called for joint occupancy of at least the
gate number indicated. Since joint occupancy is not permitted
and examination of each of all the possible combinations
indicates the joint occupancy of at least the encircled
common gate, it must obviously be concluded that the two
commutator types may never be used simultaneously.
Similar findings are presented in the positional array
in Table 14 indicating that a Type (6, 30) commutator also may
never be used in combination with a Type (15, 30) commutator.
Next, the possibility of using a Type (5, 30) commutator
in combination with a Type (15, 30) commutator is considered
in the positional array of Table 15. In this case, it was
concluded that there were six ways in which the two commuta-
tors may be used singly in combination.
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TABLE 14. Positional Array for Testing Joint Occupancy of
a Single Type (15, 30) Commutator Used in Com-








I i 2 i 3 _ 5
1,1 I]2 I 1,3! ,_ 1,5
, 1 I (I) (7) ! (3) (9) (5)
! 2,1 2,2 : 2,3 2, 4





TABLE 15. Positional Array for Testing Joint Occupancy of
a Single Type (15, 30) Commutator Used in Com-



























Table 16 indicates that there are ten ways in which a
Type (15, 30) commutator and a Type (3, 30) commutator may
be used in combination.
TABLE 16. Positional Array for Testing Joint Occupancy of
a Single Type (15, 30) Commutator Used in Com-









































Table 17 indicates, on the other hand, that a Type (2, 30)
commutator may never be used in combination with a Type (15, 30)
commutator.
Finally, as previously noted, a Type (1, 30) commutator
may always be used in any unoccupied gate. Since each of the
two positions available when using a Type (15, 30) commu-
tator leaves fifteen unoccupied gates, it is concluded that
there are 30 ways in which a Type (15, 30) commutator may be
used in combination with a Type (1, 30) commutator.
By a similar process each of the other types of commu-
tators have been paired with those commutator types requiring
less master gate capacity. The arrays used are presented as
Tables A-1 through A-10 of Appendix A and the results sum-












































































TABLE 18. Summary of the Ways in Which Two Different _-pes
of Commutators May Be Used Singly in Combination
in the 30-Gate PAM Commutator System
TYPE (gi' N) COMMUTATORS










2 0 0 6 i0































ORDERING POSSIBLE COMBINATORIAL PROG_ _. At this point,
the sets of commutators which may be used together to form
feasible first order combinatorial positions have been
determined. The procedure presented in Figure 8 is next
employed to systematically identify and order the possible
combinatorial programs. This has been accomplished with the
result that there are in excess of 600 possible programs which
must be evaluated for feasibility. Rather than listing each
of these here, let us consider for illustrative purposes a
single set of the compatible commutators. Table 19 summarizes
the programs possible when considering only the set of compati-
ble commutators which may be used singly with a Type (15, 30)
commutator. Note that there are five other sets of compatible
commutators which had to be treated similarly.
TABLE 19. An Ordered Set of Possible Combinatorial Programs











15, 5, 5, 5
15,5,5,5,1,1





15, 5, 3, 5, 5, I
15,5,5,5,1,1,1,1
15, 5, 3, I, I, l, i, I, i, 1





15, B, B, 3, B, B
15, B, 3, 3, 3, i, I, I
15, B, 3, B, I, l, I, I, i, I
15, 3, 3, I, I, i, i, i, l, l, l, I
13
14
15, 3, i, I, i, I, I, I, I, i, I, i, i, i
15 I, I, I, i, I, I, I, I, i, i, I, I, i, i, i
• °
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TESTING THE POSSIBLE COMBINATORIAL PROGRAMS. To proceed
with the evaluation, each of the sets of possible combinatorial
positions enumerated were next considered in respect to the
positional and combinatorial restrictions. The ordered set
of possible combinatorial programs utilizing the Type (15, 30) °
commutator which was summarized in Table 19 will be used to
illustrate the procedure used.
Consider first Combinatorial Program Number 1. Since
this program contains two similar types of commutators and
further, since the primary positions in which these commutators
can be used are mutually exclusive from a positional viewpoint,
no further verification is required. We can immediately con-
clude that the program is feasible. Also, since only two
primary positions are available for this particular type of
commutator and both must be utilized, no further definition of
the required strapping arrangement is necessary. Consequently,
we can immediately progress to Combinatorial Program Number 2.
Combinatorial Program Number 2 calls for a Type (15, 30)
commutator used in combination with three Type (5, 30) com-
mutators. To determine the feasibility of this program two
steps will be required. The first step is to construct a
positional array as indicated in Table 20 using the output of
Table 15 cross classified with the Primary Positions of a
single Type (5, 30) commutator. After posi_onal and combina-
torial restrictions have been imposed, it is found that there
are twelve ways that a Type (15, 30) commutator may be used in
combination with two Type (5, 30) commutators which do not call
for joint occupancy of at least one master control unit gate.
Proceeding with the second step another positional array is
constructed as shown in Table 21. In this array the output of
the array in Table 20 has been cross classified with the
Primary Positions for a Type (5, 30) commutator. Again both
the positional and combinatorial restrictions are imposed and
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TABLE 20. Positional Array for Testing Joint Occupancy of
a Single Type (15, 30) Commutator Used in Com-



































































TABLE 21. Positional Array for Testing the Compatibility of
a Single Type (15, 30) Commutator Used in Com-


















































































































we find there are twelve feasible strapping arrangements for
the combinatorial program any one of which will serve our
purposes. Since in the array the feasible arrangements are
stated as combinations of primary positions, at this time
they must be restated in terms of the actual strapping
arrangements. To illustrate this procedure consider the com-
binatorial position I, 2, 4, 6 as shown in row one of
Table 21. We begin by listing the commutator types repre-
sented by this combination. Then by referring to Tables 5
and 8 the transformation to particular strapping arrangements







Master Control Unit Gates Occupied
I, 3, 5, ..., 29 (odd integers only)
2, 8, 14, 20, 26
4, I0, 16, 22, 28
6, 12, 18, 24, 30
To further illustrate, we proceed to the evaluation of
Combinatorial Program Number 3. In this case, the output of
Table 15 is cross classified with the Primary Positions of a
Type (3, 30) commutator to construct the positional array
presented as Table 22. After the positional and combinatorial
restrictions have been imposed, it becomes obvious that a
Type (3, 30) commutator can never be used in combination with
a single Type (15, 30) and a single Type (5, 30) commutator
simultaneously. Consequently, no further analysis is needed
for this combinatorial program and we my proceed immediately
to the evaluation of Combinatorial Program Number 4.
In evaluating Combinatorial Program Number 4 it is not
necessary to construct a positional array. The knowledge























together with the fact that a Type (i, 30) commutator may
always be used in any unoccupied gate permit this conclusion.
To determine the required strapping arrangement, it is simply
necessary to remove one of the Type (5, 30) commutators and
to replace it with five Type (I, 30) commutators utilizing
the master control unit gates vacated. Thus the resulting












Position Master Control Unit Gates Occupied
l, 3, 5, ..., 29 (odd integers only)
2, 8, 14, 20, 26






Evaluation of Combinatorial Program Ndmber 3 precluded
the necessity for further evaluation of Combinatorial Programs
Numbers 5, 6, and 7. Each of these programs involve the
simultaneous use of Type (15, 30), Type (5, 30) and Type (3, 30)
commutators and this possibility was ruled out as a result of
the prior evaluation.
Combinatorial Program Number 8 is treated in a manner
similar to that used to evaluate Program _. The strapping
arrangement for Program _ is modified by removing one of the
Type (5, 30) commutators and replacing it with five Type (i, 30)
commutators. In this way, Combinatorial Position 8 is thus
evaluated without having to construct an additional array. The
new strapping arrangement is easily defined by simply assigning
the Type (I, 30) commutators to the gates vacated by the
Type (5, 30) commutator.
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Tables 23 through 26 present the positional arrays
required to test Combinatorial Program Number 9 for joint
occupancy. These same tables facilitated the testing of
Combinatorial Programs l0 through 14. In the latter cases,
it is seen that by successively replacing the Type (3, 30)
commutators with Type (1, 30) commutators the strapping
arrangements for each of the programs may be determined. It
is therefore concluded that each of these combinatorial
programs furnish several feasible strapping arrangements for
their accomplishment.
We have thus determined that Combinatorial Programs l,
2, 4, 8, 9, lO, ll, 12, 13, and 14 each have one or more
feasible strapping arrangements. Consequently, each now
belongs to the set of feasible PAM Commutation System
Programs for the 30-Channel Multi-mode Commutator System.
EVALUATION OF GENERATED PROGRAMS
Each program generated must next be evaluated in terms
of the channel capacities and sampling rates it offers. The
accomplishment of this requirement is described in the
following paragraphs.
CHANNEL CAPACITY. The maximum channel capacity of the
30-channel PAM commutator system is 900 channels. This
occurs when each 30-channel commutator is attached to a
single gate of the 30 gate master control unit and is com-
puted as follows:
C = N(M/g) = 30(30/1) = 900 channels.
A minimum channel capacity of 30 results when a single com-
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TABLE 25. Positional Array
of a Single Type
Combination with
for Testing Joint Occupancy
(15, 30) Commutator Used in




















































TABLE 26. Positional Array for Testing Joint Occupancy
of a Single Type (15, 30) Commutator Used in












































2,9,7,5, 3,7 2,9,7,5, 3,9 2,9,7,5, 3,1o
(7) (8) (9) (i0)
8o
It has been shown that a single commutator may be strapped
to the gates of the 30-channel commutator system's master
control unit in only eight different ways. Thus, a single
commutator may be strapped to I, 2, 3, 5, 6, I0, 15, or 30
gates. Consequently, the reduction in total maximum channel
capacity which must be taken for each occurrence of these














It has also been noted, that when a single commutator is
strapped to more than one gate it retains its inherent channel
capacity (30 in this case). Expressed in terms of data
channels, each commutator in the 30-channel system will have
a capacity of thirty minus three or 27 data channels. In
evaluating the capacity for a particular program, it should
be recalled that capacity will be summarized as the total
available at a given sampling rate. Examples of alternative
ways to accomplish this will be illustrated in the remaining
sections of this chapter.
SAMPLING RATE. As previously noted, sampling rates (Rf)
expressed in samples a second are a function of the time rate
r at which each gate is opened and the number of gates g to
which a commutator is strapped. In general, the relationship
is expressed as: Rf = r g. The master control unit gates
of the 30-channel commutator system are scanned sequentially
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at a rate of 4 times a second. Consequently, sampling rates
for each of the eight commutators provided by the system may
be summarized as follows.
Commutator Type
Sampling Rate









The format to be used in indicating the sampling rates for a
particular program will be illustrated in the following sections
of this chapter.
PRESENTATION OF PROGRAMS
Appendix B summarizes the feasible programs, a total of
305, which may be used with the 30-channel multi-mode PAM com-
mutator system. A sample page from the Appendix is presented
as Table 27. The programs have been listed in descending
order according to the sampling rates included within and
between programs and each program assigned a number as indi-
cated in column one of the table. Column two indicates the
sampling rate or rates included in a particular program ex-
pressed in frames per second (or data channels per second).
Commutator type is indicated in column three. Note that by
summing the latter half of the commutator type identification
of all the commutators within a particular program, the total
commutator channel capacity for the program may be determined.
For instance, the channel capacity for program 2 is 30 plus
30 or 60 channels. Column four indicates the specific master
control unit gates to which the outputs of a particular commu-
tator within a program must be strapped.
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Type Master Control Unit Program





I, 3, 5, ..., 29 (odd integers)









I, 3, 5, ..., 29 (odd integers)
2, 8, 14, 20, 26
_, lo, 16, 2a, 28













i, 3, 5, ..., 29 (odd integers)
e, 8, 14, 2o, 26
























i, 3, 5, ..., 29 (odd integers)













Programs for the 30-channel multi-mode commutator system
provide a choice of eight different sampling rates in a
variety of combinations. Specifically, the rates which may
be elected are 4, 8, 12, 20, 24, 40, 60 and 120 data channels
a second. Sampling rate requirements must be determined prima-
rily on the basis of the nature of the information being
sampled. This determination must be tempered, however, by
the fact that as the sampling rate is increased, the total
number of data channels available decreases. It should be
noted that data channels available change in discrete incre-
ments of 27 channels (or 30 commutator channels) each.
The following procedure is suggested as an aid to the
users of the 30-channel multi-mode PAM commutator system in
selecting a specific program from the 305 feasible strapping
arrangement programs available.
First, establish the desired sampling rates and the
number of channels to be sampled at each rate. In accomplish-
ing this step remember that only eight different rates are
available as listed above. Also recall that the number of
data channels utilized must be a multiple of 27.
Next, consult Table 28 which presents a summary of all
the feasible programs which may be used with the 30-channel
multi-mode PAM commutator system. Note that each program is
identified by the data channels it offers at specific sampling
rates expressed in data channels a second. Select the program
or programs which most nearly meets the specified sampling
requirements. Remember if none of the programs fit the re-
quirements exactly, a compromise must be reached.
After a particular program has been selected from
Table 28, match the selected program number with the identical
program number listed in Appendix B. The type commutators re-
quired and the specific strapping arrangements to be used are
then read directly from the program listed in Appendix B.
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TABLE 28. Program Identification by Data Channel Capacity
and Sampling Rate in Data Channels a Second
Program Data
Number Channels
Samples Program Data Samples
a Second Number Channels a Second





3 27 60 15 54 40
81 20 135 8
4 27 60 16 54 4_
54 20 108
35 4 54 4
5 27 60 17 54 40
27 20 81 8
270 4 108 4
6 27 60 18 54 40










































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































































Samples Program Data Samples
a Second Number Channels a Second
_4 20 184 27 20
27 12 13_ 12

































54 20 81 12
162 8 108 8
216 4 216 4
54 20 189 27 20
135 8 81 12




















































































































































































214 27 20 227 189 12
135 8 54 8
4o5 4 135 4
228 189 12
215 27 20
108 8 27 8
459 4 189 4
216 27 20 229 189 12
81 8 243 4
513 4 230 162 12
217 27 20 162 8
54 8 231 162 12
567 4 _B5 8























































































































































































































































































































































Number Channels a Second
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IV. COMPUTER PROGRAMMING OF AN M-GATE
PAM COMMUTATOR SYSTEM
Programming logic presented in Chapter II and extended
in Chapter I_I outlined an algorithm for generating feasible
strapping arrangement programs to be used with a multi-mode
pulse amplitude modulated commutator system. With minor
modifications this procedure may be performed by a Digital
Computer. This chapter presents the modified procedure and
includes a Fortran IV computer program written for the UNIVAC
1107 Computer for its accomplishment.
THE DIGITAL COMPUTER PROGRAM
The digital computer program presented in this chapter
was written to determine how both individual and combinations
of commutators can be strapped to the gates of the master
control unit of the Multi-mode PAM Commutator System. Input
required by the program is the number of master control unit
gates (M), the number of commutator channels (N), and the
number of times a second each master control unit gate is
opened (R).
In the design of the program it has been assumed that
all feasible strapping arrangements are desired. Consequently,
no provision has been made for printing only a portion of the
desired strapping arrangements.
Input to the program at present is limited to 60 master
control unit _ates or less. This limitation was based on the
storage capacity available when using the UNIVAC 1107
Computer.
Experience with the program has indicated that the
arrays of numbers generated may become extremely large, thus
over-running the computer core capacity. This usually occurs
when determining combinatorial programs which fully utilize
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the master control unit capacity. Utilization of the UNIVAC
ll07's fast access scratch drum has been made to overcome
this problem. As a result, the run time for the program is
somewhat longer than would normally be required if the core
capacity had been adequately large. Although the use of the
scratch drum is faster than the use of magnetic tape for this
purpose, it is still necessary to spend much time transferring
information into and out of core. Consequently, if it is
necessary to run the program on a computer which does not have
scratch drums, scratch tapes may be used with only a minor
penalty in running time.
MATHEMATICAL PROCEDURES
As previously noted, the mathematical methods used in
the computer program follow very closely those presented in
the programming logic as discussed in Chapter II. The mathe-
matical and programming nomenclature required have been sum-
marized and are presented as Table 29.
In general, the method utilized may be summarized as
follows: The factors (gi) of the number of master control
unit gates (M) are computed and stored to be used later to
find the gates to which a specific type commutator may be
strapped. Next, the number of ways that a specific type com-
mutator can be strapped to the master control unit are found.
These ways or strapping arrangements are then generated and
stored. There will be M/g ways of strapping a single Type
(g, N) commutator to the master control unit and each strapping
arrangement will make use of g gates. When enough commutators
are strapped in combination to the master control unit simul-
taneously, all of the unit's gates will be occupied thereby
creating a strapping arrangement program, qhe computer
program generates all the possible strapping arrangement
programs which will utilize exactly M gates. Each program
I00
















Master control unit gate capacity.
Number of channels per commutator.
Number of times a second master
control unit gate is opened•
The ith integral divisor of M
less than M. Number of gates to
which the commutator is attached.
The number of integers less than
M that divide M evenly.
A position in which a Type (g, N)
commutator may be used.
An array of commutators that are
possibilities for strapping.
The number of gates strapped to
a commutator when combining two
types of commutators.
The number of unique ways that any
two types of commutators can be
combined so that joint occupancy
does not occur.
The number of distinct positions
in which a Type (g, N) commutator
may be used.
Dum__y array for transferring
information from tape.
An array of gates that are checked
for joint occupancy.
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thus generated is tested to see if joint occupancy is required.
If joint occupancy is not required, the strapping arrangement
program is saved to be printed out later; otherwise, it is
discarded. A detailed flow chart of the modified procedure
has been included as Appendix C.
INPUT PREPARATIONAND OUTPUTDESCRIPTION
Input to the computer program requires only one data






Number of master control unit gates
available (must be equal to or less
than 60).
Number of channels per commutator.
Number of times a second each master
control unit gate is opened.
Three types of output are given. They are the factors
of M, the primary positions and the strapping arrangement
programs.
Table 30 illustrates the first two types of output. The
factors of M are identified as divisors and represent the com-
mutator types which may be used within a particular system.
Primary Position Output immediately follows. It lists the
commutators by type and indicates the various ways in which
each may be individually strapped. Sampling rates (SR) are
given and immediately follow the Type (g, N) identification.
Each row in the column of numbers listed immediately below a
particular commutator type identification represents a unique
strapping arrangement. Because of space limitations, commas
have been omitted between strapping points. Consequently,
particular care should be exercised in interpreting the
strapping arrangements where ten or more master control unit
gates are required.
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TABLE 30. A Sample Output for a 6 Gate Master Control Unit
Strapping Arrangement Program Set - Page i
Page I



















Table 31 indicates the format used to present individual
strapping arrangement programs. Each program or STRAPPING
ARRANGEMENT is first identified by listing the g's of the
Type (g, N) commutators of which it is composed. For instance,
STRAPPING ARRANGEMENT 3 1 1 1 indicates a combinatorial program
utilizing one Type (3, N) commutator and three Type (I, N)
commutators. The 3 1 1 1 notation also indicates how to inter-
pret the associated strapping arrangements presented as arrays
immediately under the identification line. Each row of the
array presents a feasible strapping arrangement. For this
example the array presents two choices listed as 1 3 5 2 4 6
and 2 4 6 1 3 5. The 3 1 1 1 notation together with these





Commutator T_pe Master Control Unit Program
Type (3, N) I, 3, 5
Type (I, N) 2
Type (I, N) 4
Type (i, N) 6
Type (3, N) 2, 4, 6
Type (1, N) 1
Type (1, N) 3
Type (I, N) 5
TABLE 3I. A Sample Output for a 6 Gate Master Control Unit





















Both program and data are input on standard key-punched
cards. Two scratch drum areas (or scratch tapes) are required
during processing. The deck setup and control cards used are
standard to the UNIVAC 1107 Computer system.
End of run will occur when the strapping arrangement
program is found to be composed of Type (I, N) commutators
only. Normal exit will occur at this time.
Run time for this program is a function of the number of
master control unit gates M, the number of divisors of M, and
the imposed restrictions. Consequently, run time required is
extremely hard to estimate. Compilation and run time for the
example in this chapter (a master control unit with 6 gates)
required 40 seconds. Print out is also a function of the
preceding factors. For M equal to 6, two pages were required
for the print out. However, it is anticipated that the com-
pilation and run time for a 50-gate system may require more
than an hour. Also, the print out might include as many as
I00 pages.
PROGRAM INFORMATION
Complete program listings for the designed Fortran IV
Computer are attached as Appendix D of this report. In de-




NOUT$ NRW D 
NINPT$ NFTV_
The program requires 5,275 octal _ locations for code and
-::-The octal number system has a radix of eight and uses the
digits 0, I, 2, 3, _, 5, 6, and 7. The number 5,2?8 octal
may be indicated alternately as _,2758 and is interpreted
in powers of $ notation as:
F(8) + 2(8)2 + 7(8)1 + 5(8)°.
lO5
_,7668 locations for data. If it becomes necessary to run
the program on a computer with less than 65 K core storage,
it is suggested that M be limited to 30 or less. In this way,
storage requirements would be reduced by approximately 32,27_
octal locations. To accomplish this, the dimensions of IWD
should be changed to (i0, 30, 15).
As written, the program is divided into seven parts -
a main program and six subroutines. The variables used have
been presented in Table 29. A discussion of the program
segments follows.
MAIN PROGRAM. The main program reads all inputs and
controls the flow of the program. Normal exit from the
program is also through the main program. Storage require-
ments are 1518 cells for the code and _3,2138 for the data.
SUBROUTINE DIVISOR (M, IDIV, ICNT). Subroutine DIVISOR
finds the factors of M which are used to define the commutator
types which may be used within the PAM system. Storage re-
quirements are 528 cells for code and 128 for the data.
SUBROUTINE PTRN (IDIV, I, M, IWD). Subroutine PTRN
generates a list of the commutator types which may be used
and the primary strapping arrangements for each type. Storage
requirements are 1108 cells for code and 2_8 for data.
SUBROUTINE DIVCMB (M, IDIV, ICNT, IWD). Subroutine
DIVCMB generates all the possible combinatorial positions
which if found to be feasible would fully utilize the master
control unit gate capacity. Storage requirements are 20_8
cells for code and 2308 for data.
I
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SUBROUTINE SETUP (J, ICOMB, M, IWI), IDIV, IKK).
Subroutine SETUP tests those possible combinatorial positions
generated in DIVCMB to determine if they meet the previously
defined positional, combinatorial and capacity restrictions.
Storage requirements are 2_i 8 cells for code and 227 8 for
data.
SUBROUTINE FIND (IKK, M, II, IDIV, LGNTH, LTH, ICOMB,
IVAL, K). Subroutine FIND is utilized as a integral part of
Subroutine SETUP. It attempts to strap a particular type of
commutator to a master control unit which already has one or
more commutators strapped to it. Storage requirements are
25_8 cells for code and I_$ 8 for data.
SUBROUTINE SAVE (IWD, LTH, II, JJ, MTEST, IVAL).
Subroutine SAVE stores all feasible strapping arrangement
programs on the scratch drum. Storage requirements are 1018
cells for code and 1178 for the data.
It should be noted that the required octal locations
listed were based on a computation by UNIVAC 1107 Fortran IV
dated February I0, 1965, F _003. As the basic language is
revised in the future the octal locations listed may also
require revision.
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V. SUMMARY AND RECOMMENDATIONS
The 30-channel multi-mode PAM commutator system offers
many outstanding features. Triple redundancy in its master
control unit and mixing circuits assures the ultra reliability
of the system. Its use simplifies and reduces the weight of
missile wiring since small commutator units may be placed
close to their signal sources. Large bundles of long wires
leading to the commutator assembly may thus be eliminated.
This in turn results in not only a weight reduction, but also
in a reduction of system noise as well. The system's high
and/or low level commutators are directly interchangeable
because their output characteristics are the same. All types
of commutation requirements can thus be handled by only two
basic types of commutator units. The master control unit and
the commutators used may be synchronized either internally or
with an external clock and the system may be operated in any
one of five different modes. In addition, the commutators
may be operated independently of the master control unit.
Special master sub-frame synchronization pulses are inserted
after the tenth and twentieth frames and after the thirtieth
frame to facilitate data identification. The system's most
outstanding feature, however, is its flexibility in the many
different combinations of channel capacities and sampling
rates it offers. Channel capacities offered by the system
may be varied from thirty through 900 channels. A choice of
eight different sampling rates is provided: 4, 8, 12, 20, 24,
40, 60, and 120 data channels or samples a second. Over 300
different channel capacity and sampling rate combinations are
provided by the system. The system also permits the elimination
of unused data channels.
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SUMMARY
The underlying logic and development of an algorithm to
be used in programming the system was presented in Chapter II.
A description of how the algorithm was applied to determine
all of the feasible programs for the system waspresented in
Chapter III and the developed programs attached as Appendix B
to this report. Thus, the 30 channel system's potential
flexibility has been assured. An important fact however, is
that the developed algorithm may be used to determine the
feasible programs for similar multi-mode commutator systems
which have any M number of master control unit gates. In
addition, a Fortran IV computer program for executing the
algorithm has been presented in Chapter IV. Consequently, the
many man-hours of work normally required for programming will
no longer be required in programming and evaluating future
systems.
RECOMMENDATIONS
During the performance of the work reported here, many
ideas for further research on multi-mode commutator systems
became apparent to the authors. Some of the ideas concerned
possible improvements in the present system while others were
concerned with the development of future systems. Several
seemed to have possible merit and are summarized here as
recommendations for further research.
PROGRAMMING COMMUTATOR INPUTS. The effort described in
this report has been concerned with determining the feasible
ways in which the output of one or more commutators may be
strapped to one or more gates of the system's master control
unit. Our expressed objective was to provide a variety of
commutator programs differing in the combinations of channel
capacities and sampling rates offered. It seems that a
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similar effort should be made to determine the feasible ways
in which inputs may be strapped to more than one of the
channels of a commutator. In this way, perhaps an even
greater variety of sampling rates and channel capacities
may be found possible without modifying the present system.
This same study should also consider the feasibility of
strapping an input to more than one commutator.
COMPARATIVE EVALUATION WITH OTHER SYSTEMS. The com-
mutator system which was the object of this study was noted
to have many inherent advantages. The true worth of the
system may be only determined, however, by comparing it with
alternative systems. Consequently it is recommended that a
comparative study be performed to accomplish this objective.
The evaluation should include such factors as cost, weight,
accuracy, precision and reliability.
MODIFIED SYNCHRONIZATION AND IDENTIFICATION. Program-
ming of the present system has assumed that the symmetrical
sampling requirement must be based on a sampling cycle
limited to one master frame; i.e., 30 gates of the master
control unit. It seems possible that by modifying the
synchronization and identification mechanisms of the present
system, the sampling cycle might be changed to some other
multiple of the master frame. For example, a sampling cycle
might be redefined to include two scannings of the master
control unit gates. If this practice is found to be feasible,
it would have the same effect as increasing the number of
master control unit gates available. Consequently a greater
variety of sampling rates and channel capacities should result.
Therefore it is recommended that a study be made to determine
the practicability of this suggestion.
ii0
VARIABLE SCANNING RATE. In the present system the rate
of scanning the master control unit's gates is "fixed" at
four times a second. If a variable scanning rate could be
provided, it would provide an almost unlimited variety of data
channel sampling rates. An investigation is therefore recom-
mended to determine the feasibility of this suggestion.
OPTIMIZATION OF SYSTEM PARAMETERS. A multi-mode system
may be classified by M, N, and R. The present system has
M = 30, N = 30, and R = %. A question thus arises as to why
these particular values were specified. If criteria can be
developed for specifying these parameters, a procedure might
be developed to optimize these parameters in the design of
future systems. Consequently, a study to determine a basis
for these parameters is also recommended.
III
APPENDIX A
Positional Arrays for Testing the Joint Occupancy
When Using Two Different Types of Commutators Singly
in Combination in a 30-Gate PAM Commutator System
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T&BLE AI. Positional Array for Testing the Joint Occupancy of
a Single Type (I0, 30) Commutator in Combination with








1,1 1,2 1,3 1,4 1,%
(1) (7) (13) (4) (lO)
2,1 2,2 2,3 2,4
(ll) (2) (8) (14) i
i
3,i 3,2 3,3 i3,4
(6) (12) (3) (9)
e,5
(5)
T_BLE A2. Positional Array for Testing the Joint Occupancy of
a Single Type (I0, 30) Commutator in Combination with




























TABLE A3. Positional Array for Testing the Joint Occupancy of
a Single Type (I0, 30) Commutator in Combination with























, , 3,53,1 3,2 3 3 ,13'4
(21) (12) i (3) {24)(15)
TYPE "(3, 30)
PRIMARY POSITIONS
6 7 "I8 T
, 1 9
1,5 1,6 1,7 ] 1,8 ! 1,9(25) (16) (7) (28)!(i9)
2,5 2,6',, 2,7 i 2,8 2,9
(5) (26)(17)_ (8)(29)
3,61 3,7 3,8 3,9
I
















































































Positional Array for Testing the Joint Occupancy of
a Single Type (6, 30) Commutator in Combination with

















2,3 2,4 2,5 2,6
(2) (27) (22) (17) (12)
3,1 3,2 3,3 3,4 3,5 3,6
(13) (8) (3) (28) (23)I_18)
I
4,3 4.5 4, 6
!
(19) _14) (9) (4) (29) (24)
5,5 5,6
'I(25) (20)(15) (5) (30)
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TABLE A6. Positional Array for Testing the Joint Occupancy of
a Single Type (6, 30) Commutator in Combination with
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TABLE A@. Positional Array for Testing the Joint Occupancy of
a Single Type (5, 30) Commutator in Combination with
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Summary of Feasible Strapping Arrangement Programs











































































Master Control Unit Prosram
I, 2, ..., 30
I, 3, ..., 29 (odd integers only)
2, _, ..., 30 (even integers only)
i, 3, ..., 29 (odd integers only)
2, 8, 14, 20, 26
4, I0, 16, 22, 28
6, 12, 18, 24, 30
I, 3, ..., 29 (odd integers only)
2, 8, 14, 20, 26






I, 3, ..., 29 (odd integers only)

























7 6o 15-3o l,
12 3-3o 2,





8 6o 15-3o I,
12 3-30 2,


























































29 (odd integers only)
3_
12, 22












































l, 4, 7, lO, 13, 16, 19, 22, 25, 28
2, 5, 8, iI, 14, 17, 20, 23, 26, 29
3, 6, 9, 12, 15, 18, 21, 24, 27, 30
i, 4, 7, i0, 13, 16, 19, 22, 25, 28
2, 5, 8, ll, 14, 17, 20, 23, 26, 29
3, 9, 15, 21, 27


















i, 4, 7, iO, 13, 16, 19, 22, 25, 28
2, 5, 8, ll, 14, 17, 20, 23, 26, 29






I, 4, 7, i0, 13, 16, 19, 22, 25, 28



















































Master Control Unit Prosram
l, 4, 7, 10, 13, 16, 19, 22, 25, 28







l, 4, 7, lO, 13, 16, 19, 22, 25, 28








1., 4, 7, lO, 13, 16, 19, 22, 25, 28









l, 4, 7, i0, 13, 16, 19, 22, 25, 28










PAM COMMUTATION SYSTEM PROGRAMS

















Master Control Unit Program
l, 4, 7, lO, 13, 16, 19, 22, 2%, 28














l, 4, 7, lO, 13, 16, 19, 22, 25, 28
3, 9, 15, 21, 27
2, 8, 14, 20, 26
5, ll, 17, 23, 29










l, 4, 7, lO, 13, 16, 19, 22, 25, 28
3, 9, 15, 21, 27
2, 8, 14, 20, 26




















































Master Control Unit Program
l, _, 7, lO, 13, 16, 19, 22, 25, 28
2, 8, 14, 20, 26






l, 4, 7, lO, 13, 16, 19, 22, 25, 28
2, 8, 14, 20, 26







l, 4, 7, lO, 13, 16, 19, 22, 25, 28
2, 8, 14, 20, 26








l, 4, 7, lO, 13, 16, 19, 22, 25, 28
2, 8, 14, 2o, 26









PAM COMMUTATION SYSTEM PROGRAMS










































































Master Control Unit Program
l, 4, 7, 10, 13, io, 19, 22, 25, 28
2, 8, i4, 20, 26










1, 4, 7, lO, i3, 16, i9, 22, 25, 28
2, 8, 14, 20, 26











1, 4, 7, lO, i3, i6, i9, 22, 25, 28














































Master Control Unit Program
lO-3O l, 4, 7, lO, 13, 16, 19, 22, 25, 28












10-30 l, 4, 7, lO, 13, 16, 19, 22, 25, 28




























l, _, 7, _0, 13, 16, 19, 22, 25, 28






















































Master Control Unit Program
i, 4, ?, iO, i3, 16, i9, 22, 25, 28















I, 4, 7, lO, 13, 16, 19, 22, 25, 28

























































Master Control Unit Program





































































































































































































Master Control Unit Program

































PAM COMMUTATION SYSTEM PROGRAMS





















































































Master Control Unit Program






































PAM COMMUTATION SYSTEM PROGRAMS

























Master Control Unit Program


























i, 6, II, 16, 21, 26
2, 7, 12, 17, 22, 27
3, 8, 13, 18, 23, 28
4, 9, 14, 19, 24, 29







l, 6, II, 16, 21, 26
2, 7, 12, 17, 22, 27
3, 8, 13, 18, 23, 28































































































Master Control Unit Program
i, 6, Ii, 16, 21, 26
2, 7, 12, 17, 22, 27
4, 9, 14, 19, 24 , 29





I, 6, ii, 16, 21, 26
2, 7, 12, 17, 22, 27





l, 6, ii, 16, 21, 26
2, 7, 12, 17, 22, 27







2, 7, 12, 17, 22, 27
3, 8, i3, 18, 23, 28






2, 7, 12, 17, 22, 27
3, 8, 13, i8, 23, 28



























































Master Control Unit Program
i, 6, Ii, 16, 21, 26
2, 7, 12, 17, 22, 27








1, 6, ll, 16, 21, 26
2, 7, 12, 17, 22, 27









I, 6, ii, 16, 21, 26
2, 7, 12, 17, 22, 27








I, 6, ii, 16, 21, 26
2, 7, 12, 17, 22, 27





























































































Master Control Unit Program
i, 6, ii, 16, 21, 26
2, 7, 12, 17, 22, 27









i, 6, ii, 16, 21, 26







i, 6, Ii, 16, 2i, 26









i, 6, ii, 16, 21, 26








PAM COMMUTATION SYSTEM PROGRAMS


















































Master Control Unit Program
I, 6, ii, 16, 21, 26







l, 6, ii, 16, 21, 26










I, 6, Ii, 16, 21, 26











I, 6, ll, 16, 21, 26



























































Master Control Unit Program
I, 6, ii, 16, 21, 26











i, 6, ll, 16, 21, 26












l, 6, ll, 16, 21, 26













PAM COMMUTATION SYSTEM PROGRAMS















Master Control Unit Program
i, 6, Ii, 16, 21, 26
































i, 6, II, 16, 21, 26


































I, 6, ii, 16, 21, 26





































i, 6, ii, 16, 21, 26


















Number Rate Type Master Control Unit Program
72 24 6-30 l, 6, ii, 16, 21, 26
24 6-30 2, 7, 12, 17, 22, 27
12 3-30 3, 13, 23
12 3-30 8, 18, 28
6 2-30 4, 19
8 2-30 9, 24








73 24 6-30 l, 6, Ii, 16, 21, 26
24 6-30 2, 7, 12, 17, 22, 27
12 3-30 3, 13, 23
12 3-30 8, 18, 28











7 4 24 6-30 l, 6, ii, 16, 21, 26
;24 6-30 2, 7, 12, 17, 22, 27
12 3-30 3, 13, 23













PAM COMMUTATION SYSTEM PROGRAMS
































Master Control Unit ProBram
i, 6, Ii, 16, 21, 26











I, 6, ii, 16, 21, 26












24 6-30 l, 6, ll, 16, 21, 26
24 6-30 2, 7, 12, 17, 22, 27
12 3-30 3, 13, 23
8 2-30 4, 19
8 2-30 5, 20
8 2-30 9, 24














Number Rate , T_pe
78
Master Control Unit Program
79 24 6-3O 1, 6, ll, 16, 21, 26
24 6-30 2, 7, 12, 17, 22, 27
12 3-3o 3, 13, 23
8 2-30 4, 19












8O 24 6-30 1, 6, 11, 16, 21, 26
24 6-30 2, 7, 12, 17, 22, 27
12 3-30 3, i3, 23














24 6-30 i, 6, ii, 16, 21, 26
24 6-30 2, 7, 12, i7, 22, 27
i2 3-3o 3, 13, 23
8 2-3o 4, 19
8 2-30 5, 20











PAM COMMUTATION SYSTEM PROGRAMS

































12 3-3 0 9,
12 3-30 i0,
12 3-3 0 2,











Master Control Unit Program
6, ii, 16, 21, 26





























































Master Control Unit Program













































































Master Control Unit Program














































Master Control Unit Program
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24 6-30 I, 6, ll, 16, 21, 26
12 3-30 3, 13, 23
12 3-30 4, 14, 24
12 3-3o 5, 15, 25
12 3-30 9, 19, 29
12 3-30 8, 18, 28





























































PAM COMMUTATION SYSTEM PROGRAMS























Master Control Unit Program












24 6-30 l, 6, ll, 16, 21, 26
12 3-30 3, 13, 23
12 3-30 4, 14, 24
12 3-30 _, i_, 2_
12 3-30 8, 18, 28
8 2-30 2, 17
8 2-30 7, 22







24 6-30 l, 6, Ii, 16, 21, 26
12 3-30 4, 14, 24
i2 3-3o 5, 15, 25
12 3-30 9, 19, 29


















Rate___ Type Master Control Unit Pr05ram
24 6-30 i, 6, ii, 16, 21, 26
12 3-3o 3, 13, 23
12 3-30 4, 14, 24
12 5-3o 5, 15, 25
12 3-30 8, 18, 28
8 2-50 2, 17





















6-30 I, 6, Ii, 16, 21, 26
3-50 5, 13, 23
5-30 4, 14, 24
3-50 5, 15, 25












98 24 6-30 i, 6, ii, 16, 21, 26
12 3-30 2, 12, 22
12 3-30 3, ]-3, 23
12 3-5o 4, ]-4, 24





















Rate Type Master Control Unit Program
99 24 6-30 l, 6,
12 3-30 2, 12,
12 3-30 7, 17,
12 3-30 3, 13,
8 2-30 k, 19
8 2-30 _, 20
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 14, 29









lO0 24 6-30 l, 6,
12 3-30 4, 14,
12 3-30 5, 15,
12 3-30 9, 19,
8 2-30 2, 17
8 2-30 7, 22
8 2-30 12, 27
8 2-30 3, 18







































PAM COMMUTATION SYSTEM PROGRAMS


























......Type ...... Master Control Unit Program
6-30 I, 6, ii, 16, 21, 26
3-30 3, i3, 23
3-30 4, 14, 24













6-30 I, 6, li, 16, 21, 26
3-30 2, 12, 22
3-30 3, 13, 23









































Type Master Control Unit Program
6-30 i, 6, ii, 16, 21, 26
3-3O 2, 12, 22
3-3o 3, 13, 23















24 6-30 i, 6, Ii, 16, 21, 26
12 3-30 2, 12, 22
12 3-30 7, 17, 27
















































Master Control Uzlmiit Program

























24 6-3o l, 6, ll, 16, 21, 26
12 3-30 2, 12, 22
]2 3-3o 7, 17, 27
8 2-3o 3, 18
8 2-30 8, 23
8 2-30 13, 28
8 2-3 0 4, 15
8 2-30 9, 24
8 2-30 ] _ I _ , 29
8 2-30 5, 20
;_ 1-30 I0
)l 1-30 u<
































































































































































































































Master Control Unit Program I
ii3 24 6-30 i, 6, li, 16, 2i, 26
i2 3-30 2, i2, 22
i2 3-30 7, i7, 27
8 2-30 3, 18




































































Type Master Control Unit Program
6-30 I, 6, Ii, 16, 21, 26
3-30 2, 12, 22


















6-30 I, 6, ii, 16, 21, 26
3-30 2, 12, 22































....Type _ Master Control Unit
24 6-3o i, 6,
12 3-30 2, 12,
8 2-3o 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 8, 23
8 2-3 o 9, 24
8 2-30 iO, 25
8 2-30 13, 28
8 2-30 i4, 29




24 6-30 I, 6, II,
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 8, 23
8 2-30 13, 28
8 2-30 4, 19
8 2-30 9, 24
8 2-30 14, 29
8 2-30 5, 20










































































_pe , Master Control Unit Program
24 6-30 l, 6, ll, 16, 21, 26
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 8, 23
8 2-30 13, 28
8 2-30 4, 19












24 6-30 l, 6, ll, 16, 21, 26
12 3-30 2, 12, 22
8 2-3 0 3, 18
8 2-30 8, 23
8 2-30 13, 28
8 2-30 4, 19
8 2-30 9, 24




















Rat____e Type Master Control Unit Program
24 6-30 i, 6, ii, 16, 21, 26
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20














24 6-30 I, 6, ii, 16, 21, 26
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 4, 19



















































































































Master Control Unit Program












































Program _Empl _Y_Ti_i_ Commutator
Numb er Rat e Master Control Unit Program
k25 24 6-30 I, 6, 11, 16, 21, 26
















































PAM COMMUTATION SYSTEM PROGRAMS





























































































































































































































ii, 16, 21, 26
Program












2_ 6-30 I, 6,
2-30 2, 17
8 2-30 3, 18
8 2-30 h, 19
8 2-30 5, 20
8 2-30 7, 22











































PAM COMMUTATION SYSTEM PROGRAMS

























































































Master Control Unit Program













































Number Rate _ Master Control Unit Program
136 24 6-30 I, 6, ii, 16, 21, 26
8 2-30 2, 17






















137 24 6-30 l, 6, ll, 16, 21, 26





























Number Rate _ Type Master Control Unit Program















































Master Control Unit Program
l, 7, 13, 19, 25
2, 8, 14, 2O, 26
3, 9, 15, 21, 27
4, i0, 16, 22, 28
5, !I, 17, 23, 29
6, 12, 18, 24, 30
13, ,I, I, 19 25
2, 8, 14, 20, 26
3, 9, i%, 21, 27
4, lO, 16, 22, 28















2, 8, 14, 20, 26
3, 9, 15, 21, 27
5, ll, 17, 23, 29
















2, 8, 1_ 20, 263, 9, 21, 27
5, ll, 17, 23, 29













Numb er Rat e , T_p e




































Master Control Unit Program
2, 8, 14, 20, 26
3, 9, 15, 21, 27
5, ll, 17, 23, 29








2, 8, 14, 20, 26
3, 9, 15, 21, 27
5, ll, 17, 23, 29









2, 8, 14, 20, 26
3, 9, 15, 21, 27
5, ll, 17, 23, 29











PAM COMMUTATION SYSTEM PROGRAMS





















Master Control Unit Program
2, 8, 14, 20, 26
3, 9, 15, 21, 27
5, ll, 17, 23, 29































2, 8, 14, 20, 26
_, I0, 16, 22, 28






l, 7, 13, 19, 25
3, 9, 15, 21, 27




















i, 7, 13, 19, 25
3, 9, 15, 21, 27










PAM COMMUTATION SYSTEM PROGRAMS






















































































Master Control Unit Pro6ram
i, 7, 13, 19, 25
3, 9, 15, 21, 27












i, 7, 13, 19, 25
3, 9, 15, 21, 27










I, 7, 13, 19, 25
2, 8, 14, 20, 26

































Master Control Unit Program
l, 7, 13, 19, 25
2, 8, 14, 20, 26












154 20 5-30 l, 7, 13, 19, 25
20 5-30 2, 8, 14, 20, 26
20 5-30 5, II, 17, 23, 29
8 2-30 3, 18
8 2-30 6, 21










155 20 5-30 l, 7, 13, 19, 25
20 5-30 2, 8, 14, 20, 26
20 5-30 5, ll, 17, 23, 29
8 2-30 3, 18














































PAM COMMUTATION SYSTEM PROGRAMS







































Master Control Unit Program
I, 7, 13, 19, 25
2, 8, 14, 20, 26















I, 7, 13, 19, 25
2, 8, 14, 20, 26



































































Type , Master Control Unit Program
5-30 I, 7, 13, 19, 25
5-30 3, 9, 15, 21, 27
3-30 2, 12, 22
3-30 4, 14, 24
3-30 6, 16, 26
3-30 8, 18, 28






5-30 I, 7, 13, 19, 25
5-30 3, 9, 15, 21, 27
3-30 2, 12, 22
3-30 4, 14, 24
3-30 6, 16, 26








5-3o 1, 7, 13, 19, 25
5-30 3, 9, 15, 21, 27
3-30 2, 12, 22
3-30 4, 14, 24
3-30 6, 16, 26










PAM COMMUTATION SYSTEM PROGRAMS




Number Rate , Type
161
Master Comtrol Unit Program
162
20I _--3 0 I, 7, 13, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22
12 3-30 4., 14, 24
12 3-30 6, 16, 26
8 2-30 5, 20









20 5-30 I, 7, 13, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22
12 3-30 , i ,










20 5-30 I, 7, i3, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22
12 3-30 4, 14, 24


































Master Control Unit Program
I, 7, 13, 19, 25














165 20 5-30 l, 7, 13, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22
12 3-30 4, 14, 24
8 2-30 5, 20











166 20 5-30 i, 7, 13, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22
12 3-30 4, 14, 24














PAM COMMUTATION SYSTEM PROGRAMS




Number Rate Master Control Unit Program
167 20 I 5--30 I, 7, 13, 19, 25
20 5-30 3, 9, 15, 21, 27
12 3-30 2, 12, 22











168 20 5-30 6, 12, 18, 24, 30
20 5-30 4, I0, 16, 22, 28
]I2 3-30 9, 19, 29
8 2-30 2, 17
8 2-30 5, 20
8 2-30 8, 23


















Master Control Unit Program i
20 5-30 6, 12, 18, 24 , 30
20 5-30 4, i0, 16, 22, 28
12 3-30 9, 19, 29
8 2-30 2, 17
8 2-30 5, 20












170 20 5-30 6, 12, 18, 24, 30
20 5-30 4, lO, 16, 22, 28
12 3-30 9, 19, 29
8 2-30 2, 17




















Number Rate Type Master Control Unit Program
171 20 5-30 6, 12, 18, 24 , 30
2o 5-3o 4, lO, 1.6,22, 28
12 3-30 9, 19, 29













4 I -- I3 O 2 5
4 1.-30 26
4 1-3o 27
172 20 5-30 6, 12, 18, 24 , 30
20 5-30 4, lO, 16, 22, 28





































Master Control Unit Program
l, 7, 13, 19, 25
























l, 7, 13, 19, 25












175 20 5-30 i, 7, 13, 19, 25
20 5-30 4, I0, 16, 22, 28
8 2-30 2, 17
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23
8 2-30 9, 24
8 2-30 ii, 26






PAM COMMUTATION SYSTEM PROGRAMS




















Master Control Unit Program
i, 7, i3, 19, 25






























i, 7, 13, 19, 25















:]-78 20 5-30 i, 7, i3, 19, 25
20 _" ":)-30 4, I0, 16, 22, 28
8 2-30 2, i7
6 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 2i
























Type Master Control Unit Program
20 5-30 I, 7, 13, 19, 25
20 5-30 4, I0, 16, 22, 28
8 2-30 2, 17
8 2-30 3, 18
8 2-30 5, 20















































I, 7, 13, 19, 25























PAM COMMUTATION SYSTEM PROGRAMS




Rathe Type Master Control Unit Program i
20 I 5--3 0 I, 7, 13, 19, 25
20 5-30 4, I0, 16, 22, 28
8 2-30 2, 17

















20 5-30 I, 7, 13, 19, 25
20 5-30 4, i0, 16, 22, 28



























Master Comtrol Unit Pro6ram
20 5-30 I, 7, 13, 19, 25




















184 20 5-30 l, 7, 13, 19, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
12 3-30 6, 16, 26
12 3-30 8, 18, 28
















PAM COMMUTATION SYSTEM PROGRAMS




Rate Type Master Control Unit Program
20 5-30 l, 7, 13, 19, 25
12 3-30 2, 12, 22
12 3-30 , 16,
12 3-30 8, 18, 28
8 2-30 5, 20










20 5-30 i, 7, i3, 19, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
12 3-30 6, 16, 26
12 3-30 8, 18, 28
























































































• Master Control Unit Program






































































































































































Numb er Rat e Type
III • i
Master Control Unit Program
i ii i .............
191 20 5-30 i, 7, 13, 19, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
12 3-30 6, 16, 26













192 20 5-30 i, 7, i3, i9, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
























































Master Control Unit Program I








































































PAM COMMUTATION SYSTEM PROGRAMS
3 0- CHANNEL MULTI-MODE
COMMUTATOR SYSTEM
Commutator
















































PAM COMMUTATION SYSTEM PROGRAMS




Number Rate ,T_pe Master Control Unit Program
197 20 _ 5-30 l, 7, 13, 19, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
8 2-30 3, 18















198 20 5-30 I, 7, 13, 19, 25
12 3-30 2, 12, 22
12 3-30 4, 14, 24
















































































































































PAM COMMUTATION SYSTEM PROGRAMS




Number Rathe Type Master Comtrol Unit program
201 20I 5-30 I, 7, 13, 19, 25
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23
8 2-30 9, 24
8 2-30 Ii, 26









202 20 5-30 l, 7, 13, 19, 25
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23
8 2-30 9, 24























T_e Master Control Unit Program
20 5-30 l, 7, 13, 19, 25
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23













20 5-30 i, 7, 13, 19, 25
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21















PAM COMMUTATION SYSTEM PROGRAMS




Numb er Rat e































































Number Rate _ Master Control Unit Program
II , i,i
207 20 5-30 I, 7, 13, 19, 25
12 3-30 2, 12, 22





















2O8 20 5-30 i, 7, 13, 19, 25



























PAM COMMUTATION SYSTEM PROGRAMS





Rate i T_pe Master Comtrol Unit Program
20 I 5-30 l, 7, 13, 19, 25
8 2-30 2, 17
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23
8 2-30 9, 24
8 2-30 ll, 26







20 5-30 l, 7, 13, 19, 25
8 2-30 2, 17
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23
8 2-30 9, 24
8 2-30 ll, 26
8 2-30 12, 27












PAM COMMUTATION SYSTEM PROGRAMS














































4 1-30 1544 1-30
4 i-3o 16
4 1-30 22





















Ratie Master C_ntrol Unit Program
20 5-30 i, 7, 13, 19, 25
8 2-30 2, 17
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21
8 2-30 8, 23














20 5-30 i, 7, 13, 19, 25
8 2-30 2, 12
8 2-30 3, 18
8 2-30 5, 20
8 2-30 6, 21

























Type Master Control Unit Program

























































































































































Master Control Unit Program

































PAM COMMUTATION SYSTEM PROGRAMS
































































PAM COMMUTATION SYSTEM PROGRAMS
3 O- CHANNEL MUL TI -MODE
COMMUTATOR SYSTEM
Commutator






12 3-30 i, ii, 21
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 4, 14, 2/4.
12 3-30 5, 15, 25
12 3-30 6, 16, 26
12 3-3o 7, 17, 27
12 3-30 8, 18, 28
12 3-30 9, 19, 29
4 1-3o lo
4 1-30 20
4 i-3 o 3 o
12 3-3o 2, 12, 22
12 3-30 3, 13, 23
12 3-3o 4, 14, 24
12 3-30 5, 15, 25
12 3-3o 7, 17, 27
12 3-30 8, 18, 28
12 3-30 9, 19, 29
12 3-30 lO, 20, 30
8 2-30 I, 16
8 2-30 6, 21
8 2-30 iI, 26
12 3-30 9, 19,
12 3-30 2, 12,
12 3-30 3, 13,
12 3-30 4, 14,
12 3-30 5, 15,
12 3-30 i0, 20,
12 3-30 7, 17,
12 3-30 8, 18,
8 2-30 i, 16
8 2-30 6, 21
4 1-30 ii
4 1-30 26
12 3-30 I, II,
12 3-30 2, 12,
12 3-30 3, 13,
12 3-30 lO, 20,
12 3-30 5, 15,
12 3-30 6, 16,
12 3-30 7, 17,
12 3-30 8, 18,







































































































































































PAM COMMUTATION SYSTEM PROGRAMS



































































































12_ 3-30 3, 13, 23
12 3-3o 4, 14, 24
12 3-3o 5, 15, 25
12 3-30 8, 18, 28
12 3-30 9, 19, 29
12 3-30 lO, 20, 30
8 2-30 I, 16
8 2-30 6, 21
8 2-30 ii, 26
8 2-30 2, 17







12 3-30 3, 13,
12 3-30 4, 14,
12 3-3o 5, 15,
12 3-30 8, 18,
12 3-30 9, 19,
12 3-30 lO, 20,
8 2-30 i, 16
8 2-30 6, 21
8 2-30 II, 26






























































































































































Numbe r Rat_____e _ Master Control Unit Program
236 12 3-30 i, II, 21
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 4, 14, 24
12 3-3o 5, 15, 25














237 12 3-30 I, il, 21
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 6, 16, 26
12 3-30 7, 17, 27
8 2-30 I0, 25
8 2-30 15, 30
8 2-30 5, 20
8 2-30 4, 19
8 2-30 9, 24





































































































































































Number Rate T_pe Master Comtrol Unit Program i
241 12• 3-30 7, 17, 27
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 _, l_, 2_12 3-30 , 1 ,
8 2-30 5, 20












242 12 3-30 7, 17, 27
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 4, 14, 24
12 3-30 8, 18, 28




















PAM COMMUTATION SYSTEM PROGRAMS




Rat e Type Mast er
I
12 " 3-30 l, ll, 21
12 3-30 2, 12, 22
12 3-30 3, 13, 23
12 3-30 4, 14, 24
















12 3-30 I, II,
12 3-30 6, 16,
12 3-30 3, 13,
12 3-30 8, 18,
8 2-30 2, 17
8 2-30 h, 19
8 2-30 _, 20
8 2-30 7, 22
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 12, 27
8 2-30 14, 29
8 2-30 15, 30
12 3-30 l, II,
12 3-30 6, 16,
12 3-30 3, 13,
12 3-30 8, 18,
8 2-30 5, 20
8 2-30 i0, 25
8 2-30 15, 30
8 2-30 2, 17
8 2-30 7, 22
8 2-30 12, 27
8 2-30 4, 19























Type i Master Control
12 3-30 1, 11, 21
12 3-30 6, 16, 26
12 3-30 3, 13, 23
12 3-30 8, 18, 28
8 2-30 2, 17
8 2-30 4, 19
8 2-30 5, 20
8 2-30 7, 22
8 2-30 9, 24
8 2-30 lO, 25

































































Type Master Control Unit Program
3-30 I, II, 21
3-30 6, 16, 26
3-30 3, 13, 23













12 3-30 i, ii, 21
12 3-30 3, 13, 23
12 3-30 8, 18, 28
12 3-30 6, 16, 26
8 2-30 5, 20
8 2-30 lO, 25
8 2-30 15, 30




















Rate I T_e Master Control


























































































PAM COMMUTATION SYSTEM PROGRAMS





























































PAM COMMUTATION SYSTEM PROGRAMS




Rate Type Master Control
12 3-30 l, ll, 21
12 3-30 6, 16, 26
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 8, 23
8 2-30 9, 24
8 2-30 I0, 25
8 2-30 13, 28






255 12 3-30 l, ll,
12 3-30 6, 16,
12 3-30 2, 12,
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 8, 23
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 13, 28









































































































































12 3-30 i, II, 21
12 3-30 6, 16, 26
12 3-30 2, 12, 22
8 2-3 o 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 8, 23




















































Master Control Unit Program
12 3-30 i, ii, 21
12 3-30 6, 16, 26
12 3-30 2, 12, 22
8 2-30 3, 18
8 2-30 4, 19















261 12 3-30 i, ii, 21
12 3-30 6, 16, 26
12 3-30 2, 12, 22
8 2-30 3, 18






























































































12 3-30 I, ll, 21
12 3-30 6, 16, 26
8 2-30 2, 17
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 7, 22
8 2-30 8, 23
8 2-30 9, 24
8 2-30 I0, 25
8 2-30 12, 27
8 2-30 13, 28
8 2-30 14, 29
8 2-30 15, 30
12 3-30 I, Ii,
12 3-30 6, 16,
8 2-30 2, 17
8 2-30 3, 18
8 2-30 L_, 19
8 2-30 _, 20
8 2-30 7, 22
8 2-30 8, 23
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 12, 27
8 2-30 13, 28
8 2-30 14, 29
4 1-30 15
4 i-3o 30
12 3-30 i, II,
12 3-30 6, 16,
8 2-30 2, 17
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 7, 22
8 2-30 8, 23
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 12, 27


















PAM COMMUTATION SYSTEM PROGRAMS










































































Rate Type Master Control
IIili i
12 3-30 I, Ii, 21
12 3-30 6, 16, 26
8 2-30 2, 17
8 2-30 3, 18
8 2-30 k, 19
8 2-30 _, 20
8 2-30 7, 22
8 2-30 8, 23














































































































































PAM COMMUTATION SYSTEM PROGRAMS








































































PAM COMMUTATION SYSTEM PROGRAMS
30- CHANNEL MUL TI -MODE
COMMUTATOR SYSTEM
Commutator





4 i-3oI O 54
4 1-3o 7





























PAH COMMUTATION SYSTEM PROGRAMS

























































































Master Control Unit Program
_9i.... 3-30 I, ii, 21
8 2-30 2, 17
,5 2-30 3, 18
6 2-3 0 4, 19
8 2-3o 5, 2o
6 2-30 7, 22
8 2-30 8, 23
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 12, 27
8 2-30 13, 28
8 2-30 14, 29








(? (] ] -)
_ 3-30 l, ii
8 2-30 2, 17
8 2-3o 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 7, 22
2-30 8, 23
8 2-30 9, 24
8 2-30 i0, 25
8 2-30 12, 27
8 2-30 13, 28
i]I i-3 0 6














PAM COMMUTATION SYSTEM PROGRAMS
3 0- CHANNEL MULTI-MODE
COMMUTATOR SYSTEM
Commutator
Type .... Master Control Unit Pro_r_
12 3-30 i, ii, 21
8 2-30 2, 17
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 7, 22
8 2-30 8, 23
8 2-30 9, 24
8 2-30 lO, 25




























































































































































PAM COMMUTATION SYSTEM PROGRAMS
3 O- CHANNEL MULTI-MODE
COMMUTATOR SYSTEM
Commutator




























































































































































Rat e Typ e
Master Control Unit Program
12 3-30 i, II, 21
8 2-30 2, 17































Master Control Unit Program
12 3-30 i, ii, 21
































PAM COMMUTATION SYSTEM PROGRAMS


































290 8 2-30 l, 16
8 2-30 2, 17
8 2-30 3, 18
8 2-30 4, 19
8 2-30 5, 20
8 2-30 6, 21
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Rate T_e Master Control Unit Program
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factor of M, K
K = M/2
Test all integers
from i to K
to see if they






/_ : M/g i
Set J = i
Compute a strapping
arrangement containing
g values starting with J









an array for summing
divisors, T0T
Set the first value of
the array, ICOMB,equal
to the largest factor
of M
I Add the value just Iset in ICOMB, to T_T
et the next value ]
I in ICOMB equal to I
the value previously I
I set in ICOMB I
__ Call SETUP
erate strapping arrangements_
using commutator types defined /
y IC_MB array if possible /
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onto drum A )
Call FIND attempt \
to combine strapping \arrangements from
drum A with strapping
arrangement in core /
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counter by I I
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A Fortran IV Computer Program Utilizing a
Univac 1107 Computer for the Programming
of an M-Channel PAN Commutator System
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C FIND DIVISORS OF M
CALL DIVSOR(MpIDIV,ICNT)




























C*****SUBROUTINE FOR DIVISING PATTERNSMADE BY DIVISORS OF M WHEN THEIR

















READ (26) (IDUM(KNDX)P KNDX:ItM)







































READ {26) (IVAL(KNDX) ,KNDX=I,LTH)








































































30 DO 10 K:2pll
IWD(IpLtK):IWD(IpLpK-I}+IDEL
I0 CONTINUE
40 L=L+I
20 CONTINUE
RETURN
END
SUBROUTINE DIVSOR(M,IDIVtICNT)
DIMENSION IDIV(1)
K:M/2
ICNT=O
DO 10 I:I,K
J=M/I
ITSTzI_J
IF (ITST-M)
20 ICNT=ICNT+I
IDIV(ICNT)=I
10 CONTINUE
lOP2OplO
RETURN
END
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